Hierarchical task-based programming with starss

International Journal of High Performance Computing Applications

Volumn 23, Issue 3, 2009, Pages 284-299

  Planas, Judit ^a   Badia, Rosa M ^a,b   Ayguadé, Eduard ^a,c   Labarta, Jesus ^a,c  

^a BARCELONA SUPERCOMPUTING CENTER   (Spain)

^b CSIC   (Spain)

^c UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Locality exploitation; Programming models for multicore; SMP superscalar; Task scheduling

Indexed keywords

CHOLESKY FACTORIZATIONS; COMPUTING RESEARCH; HIERARCHICAL APPROACH; LOCALITY EXPLOITATION; MANY-CORE; MATRIX MULTIPLICATION; MULTI CORE; PROGRAMMABILITY; PROGRAMMER PRODUCTIVITY; PROGRAMMING MODELS; PROGRAMMING MODELS FOR MULTICORE; PROTOTYPE IMPLEMENTATIONS; SMP SUPERSCALAR; TASK HIERARCHIES; TASK LEVELS; TASK SCHEDULING; TASK-BASED;

MULTITASKING; SCHEDULING; SCHEDULING ALGORITHMS; SOFTWARE PROTOTYPING;

SHAPE MEMORY EFFECT;

EID: 68249121807     PISSN: 10943420     EISSN: 17412846     Source Type: Journal    
DOI: 10.1177/1094342009106195     Document Type: Conference Paper

References (24)

1. Ayguade, E., Badia, R.M., Cabrera, D., Duran, A., Igual, F., Gonzalez, M., Jimenez, D., Labarta, J., Martorell, X., Mayo, R., Perez, J.M. and Quintana-Ortií, E.S. 2009. A proposal to extend the OpenMP tasking model for heterogeneous multicores. In 5th International Workshop on OpenMP.
2. Badia, R.M., Perez, J.M., Ayguadé, E. and Labarta, J. 2009. Impact of the memory hierarchy on shared memory architectures in multicore. In 17th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.
3. Bellens, P., Perez, J.M., Badia, R.M. and Labarta, J. 2006. CellSs: A programming model for the Cell BE architecture. In Proceedings of the ACM/IEEE Supercomputing 2006 Conference.
4. Bellens, P., Perez, J.M., Cabarcas, F., Ramirez, A., Badia, R.M. and Labarta, J. 2009. CellSs: Scheduling techniques to better exploit memory hierarchy. Scientific Programming 17(1):77-95.
5. Buttari, A., Langou, J., Kurzak, J. and Dongarra, J. 2009. A class of parallel tiled linear algebra algorithms for multicore architectures. Parallel Computing: Systems and Applications 35:38-53.
6. Cbea_2 2007. Cell Broadband Engine Programming Handbook, Version 1.1, International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corporation.
7. Chan, E., Quintana-Orti, E.S., Quintana-Orti, G. and van de Geijn, R. 2007. SuperMatrix out-of-order scheduling of matrix operations for SMP and multi-core architectures. In Proceedings of the 19th Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 116-125.
8. Crawford, C., Henning, P., Kistler, M. and Wright, C. 2008. Accelerating computing with the Cell broadband engine processor. In Proceedings of the ACM International Conference on Computing Frontiers.
9. Dolbeau, R., Bihan, S. and Bodin, F. 2007. HMPP: A hybrid multi-core parallel programming environment. In First Workshop on General Purpose Processing on Graphics Processing Units.
10. Duran, A., Ferrer, R., Ayguadé, E., Badia, R.M. and Labarta, J. 2009. A proposal to extend the OpenMP tasking model with dependent tasks. International Journal of Parallel Programming 37(3):292-305.
11. Fatahalian, K., Horn, D., Knight, T.J., Leem, L., Houston, M., Park, J.Y., Erez, M., Ren, M., Aiken, A., Dally, W. and Hanrahan, P. 2006. Sequoia: Programming the memory hierarchy. In ACM/IEEE Conference on Supercomputing.
12. Frigo, M., Leiserson, C.E. and Randall, K.H. 1998. The implementation of the Cilk-5 multithreaded language. SIGP-LAN Notices 33(5):212-223.
13. Gonzalez, M., Ayguadé, E., Martorell, X. and Labarta, J. 2003. Exploiting pipelined executions in OpenMP. In Proceedings of the 32nd Annual International Conference on Parallel Processing, pp. 153-160.
14. Gonzalez, M., Balart, J., Duran, A., Martorell, X. and Ayguadé, E. 2004. Nanos Mercurium: A research compiler for OpenMP. In Proceedings of the European Workshop on OpenMP.
15. Grimshaw, A.S. 1993. Easy-to-use object-oriented parallel programming with Mentat. Computer 26(5):39-51.
16. IBM Corporation 2007. Accelerated Library Framework for Cell Broadband Engine Programmer's Guide and API Reference, Version 3.0, available at: http://www.-01.ibm.com/chips/techlib/techlib.nsf/techdocs/ 41838EDB5A15CCCD002573530063D465.
17. IBM Corporation 2008. Data Communication and Synchronization Library Programmer's Guide and API Reference, Version 3.1, available at: http:// publib.boulder.ibm.com/infocenter/systems/scope/syssw/index.jsp?topic=/ eicck/eicckkickoff.html.
18. Kuck, D.J., Kuhn, R.H., Padua, D.A., Leasure, B. and Wolfe, M. 1981. Dependence graphs and compiler optimizations. In Proceedings of the 8th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 207-218.
19. Kurzak, J., Ltaief, H., Dongarra, J., and Badia, R. 2009. Scheduling for numerical linear algebra library at scale. In Trends in High Performance and Large Scale Computing, IOS Press, Amsterdam.
20. O'Brien, K., O'Brien, K., Sura, Z., Chen, T. and Zhang, T. 2008. Supporting OpenMP on Cell. International Journal of Parallel Programming 36(2):289-311.
21. Perez, J., Badia, R. and Labarta, J. 2008. A dependency-aware task-based programming environment for multi-core architectures. In Proceedings of IEEE Cluster Computing 2008.
22. Perez, J.M., Bellens, P., Badia, R.M. and Labarta, J. 2007. CellSs: making it easier to program the Cell broadband engine processor. IBM Journal of Research and Development 51(5):593-603.
23. Smith, J.E. and Sohi, G.S. 1995. The microarchitecture of superscalar processors. Proceedings of the IEEE 83(12):1609-1624.
24. Varbanescu, A., Nijhuis, M., Gonzalez-Escribano, A., Sips, H., Bos, H. and Bal, H. 2006. SPΓE-an SP-based programming model for consumer electronics streaming applications. In Proceedings of LCPC 2006 (Lecture Notes in Computer Science, Vol. 4382), Springer, Berlin.