Race: A word-level ATPG-based constraints solver system for smart random simulation

IEEE International Test Conference (TC)

Volumn , Issue , 2003, Pages 299-308

  Iyer, Mahesh A ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATION; COMPUTER SIMULATION; PROBLEM SOLVING;

FUNCTIONAL VERIFICATION;

HIGH LEVEL LANGUAGES;

EID: 0142246929     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. M. Abramovici, M. Breuer, and A. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, New York, 1995.
2. A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, "Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-Random Test Program Generator", IBM Systems Journal, Vol. 30, No. 4, 1991, pp. 527-538.
3. J. Bergeron, "Writing Testbenches: Functional Verification of HDL Models", Kluwer Academic Publishers, Boston, MA, 2000.
4. E. Bin, R. Emek, G. Shurek, and A. Ziv, "Using a Constraint Satisfaction Formulation and Solution Techniques for Random Test Program Generation", IBM Systems Journal, Vol. 41, No. 3, 2002, pp. 386-400.
5. R. Bryant, "Graph-based Algorithms for Boolean Function Manipulation", IEEE Transactions on Computers, C-35, August 1986, pp. 677-691.
6. A. K. Chandra and V. S. Iyengar, "Constraint Solving for Test Case Generation", Proceedings of International Conference on Computer Design, 1992, pp. 245-248.
7. A. K. Chandra, V. S. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, "AVPGEN - A Test Case Generator for Architecture Verification", IEEE Transactions on VLSI Systems, Vol. 3, No. 2, June 1995, pp. 188-200.
8. P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits", IEEE Transactions on Computers, Vol. C-30, No. 3, March 1981, pp. 215-222.
9. C.-Y. Huang and K.-T. Cheng, "Assertion Checking by Combined Word-level ATPG and Modular Arithmetic Constraint-Solving Techniques", Proceedings of the Design Automation Conference, June 2000.
10. IEEE Std. P1364-2001, "IEEE Standard Hardware Description Language Based on Verilog Hardware Description Language", The IEEE, Inc., New York, March 2001.
11. M. A. Iyer, "High Time for High-Level ATPG", Panel position statement, Proceedings of the International Test Conference, 1999, pp. 1112.
12. W. Kunz, and D. Pradhan, "Recursive Learning: A New Implication Technique for Efficient Solutions to CAD-problems: Test, Verification and Optimization", IEEE Transactions on Computer-Aided Design, Vol. 13, No. 9, September 1994, pp. 1143-1158.
13. VCS 7.0 Reference Manual, Synopsys, Inc., 2003.
14. Vera 6.0 Reference Manual, Synopsys, Inc., 2003.
15. I. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz, "Modeling Design Constraints and Biasing in Simulation Using BDDs", Proceedings of the International Conference on Computer-Aided Design, November 1999, pp. 584-589.