Methods for power optimization in SOC-based data flow systems

ACM Transactions on Design Automation of Electronic Systems

Volumn 14, Issue 3, 2009, Pages

  Grosse, Philippe ^a,b   Durand, Yves ^a,c   Feautrier, Paul ^a,d  

^a UNIVERSITÉ DE LYON   (France)

^b FRAUNHOFER INSTITUTE FOR INTEGRATED CIRCUITS IIS   (Germany)

^c MINATEC   (France)

^d UNIVERSITÉ DE LYON   (France)

Author keywords

4G base band modem; Data driven SOC; Power optimization; Synchronous data flow graph

Indexed keywords

4G BASE-BAND MODEM; BASE BANDS; COMPUTING POWER; DATA FLOW SYSTEMS; DATA-DRIVEN ARCHITECTURES; DATA-DRIVEN SOC; DATA-RATE; DATAFLOW; DIGITAL ARCHITECTURE; ENERGY CONSTRAINT; ENERGY SAVING; GENERAL PURPOSE PROCESSORS; GENERIC SOFTWARES; HETEROGENEOUS COMPONENT; LOW POWER; MOBILE TERMINAL; OPTIMIZATION METHOD; POWER MANAGEMENTS; POWER OPTIMIZATION; SILICON TECHNOLOGIES; SYNCHRONIZED DATA; SYNCHRONOUS DATA-FLOW GRAPH; SYSTEM LEVELS; TIMING CONSTRAINTS;

COMPUTER ARCHITECTURE; COMPUTER NETWORKS; DATA COMMUNICATION SYSTEMS; DATA FLOW ANALYSIS; DIGITAL SIGNAL PROCESSING; ENERGY MANAGEMENT; GENERAL PURPOSE COMPUTERS; GRAPH THEORY; GRAPHIC METHODS; MODEMS; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS; TELECOMMUNICATION; TIMING CIRCUITS; WIRELESS SENSOR NETWORKS;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 67650290546     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1529255.1529260     Document Type: Article

References (20)

1. ALIMONDA, A., CARTA, S., ACQUAVIVA, A., AND PISANO, A. 2006. Non-linear feedback control for energy efficient on-chip streaming computation. In Proceedings of the International Symposium on Industrial Embedded Systems (IES '06). 1-8.
2. BEIGNÉ, E., MIERMONT, S., VALENTIAN, A., VIVET, P., BARASINSKI, S., BLISSON, F., KOHLI, N., AND KUMAR, S. 2008. A fully integrated power supply unit for fine grain DVFS and leakage control validated on low-voltage srams. In ESSCIRC 2008.
3. DURAND, Y., BERNARD, C., AND LATTARD, D. 2005. FAUST: On-chip distributed architecture for a 4G baseband modem SoC. In Design & Reuse IP-SoC. IEEE Computer Society Press, Los Alamitos, CA.
4. FRANK, M. AND WOLFE, P. 1956. An algorithm for quadratic programming. Nav. Res. Log. Quart. 3, 95-110.
5. GHAMARIAN, A. H., GEILEN, M. C. W., STUIJK, S., BASTEN, T., THEELEN, B. D., MOUSAVI, M. R., MOONEN, A. J. M., AND BEKOOIJ, M. J. G. 2006. Throughput analysis of synchronous data flow graphs. In ACSD '06: Proceedings of the 6th International Conference on Application of Concurrency to System Design. IEEE Computer Society, Press, Los Alamitos, CA, 25-36.
6. GROSSE, P., DURAND, Y., AND FEAUTRIER, P. 2006. Power modelling of a noc based design for high speed telecommunication systems. In Proceeding of the PATMOS 2006 Conference. Lecture Notes in Computer Science, Springer-Verlag, Berlin, Germany.
7. KAISER, S., DURAND, Y., HÉRAULT, L., HÉLARD, J., MOTTIER, D., GAMEIRO, A., RODRIGUEZ, J., BARQUINERO, C., BERENS, F., BAUER, F., RABINEAU, R., AND CASAJUS, F. J. 2004. 4G MC-CDMA Multi Antenna system on chip for Radio Enhancements (4MORE). In Proceedings of 13th IST Mobile and Wireless Communications Summit.
8. KHOURI, K. S., AND JHA, N. K. 2002. Leakage power analysis and reduction during behavioral synthesis. In Transaction on VLSI Systems 2002.
9. LATTARD, D., BEIGNE, E., CLERMIDY, F., LEMAIRE, R., DURAND, Y., VIVET, P., AND BERENS, F. 2008. A reconfigurable baseband platform based on an asynchronous network-on-chip. In IEEE J. Solid-State Circ. 43, 1, 223-235.
10. LEE, E. AND MESSERSCHMIDT, D. 1987. Synchronous data flow. Proc. IEEE 75.
11. MIERMONT, S., VIVET, P., AND RENAUDIN, M. 2007. A power supply selector for energy- and area-efficient local dynamic voltage scaling. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. Springer-Verlag, Berlin, Germany.
12. MINOUX, M. 1986. Mathematical Programming, Theory and Algorithms. Wiley, New York.
13. NIELSEN, L., NIESSEN, C., SPARSø, J., AND VAN BERKEL, K. 1994. Low-power operation using self-timed circuits and adaptative scaling of the supply voltage. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 2, 391-397.
14. NIYOGI, K. AND MARCULESCU, D. 2005. Speed and voltage selection for gals systems based on voltage/frequency islands. In ASP-DAC '05: Proceedings of the 2005 Conference on Asia South Pacific Design Automation. ACM, New York, 292-297.
15. PHAN HUY, D., LEGOUABLE, R., KTÉNAS, D., BRUNEL, L., AND ASSAAD, M. 2008. Downlink b3g mimo ofdma link and system level performance. In IEEE 67th Vehicular Technology Conference. IEEE Computer Society Press, Los Alamitos, CA.
16. PILLAI, P. AND SHIN, K. 2001. Real time dynamic voltage scaling for low power embedded operating systems. ACM Trans. Des. Automat. Elect. Syst. 89-101.
17. SAPUTRA, H., KANDEMIR, M., VIJAYKRISHAN, N., IRWIN, M., HU, J., HSU, C.-H., AND KREMER, U. 2002. Energy-conscious compilation based on voltage scaling. In LCTES02. 2-11.
18. SUHAIB, S., MATHAIKUTTY, D., AND SHUKLA, S. 2007. Dataflow architectures for gals. In Formal Methods for Globally Asynchronous Locally Synchronous Design.
19. WU, Q., JUANG, P., MARTONOSI, M., PEH, L., AND CLARK, D. 2005. Formal control techniques for power-performance management. IEEE Micro 25, 5, 52-62.
20. XIE, F., MARTONOSI, M., AND MALIK, S. 2003. Compile-timedynamicvoltage scaling settings: Opportunities and limits. In Proceedings of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI '03). ACM, New York.