Staircase-down SET programming approach for phase-change memories

Microelectronics Journal

Volumn 38, Issue 10-11, 2007, Pages 1064-1069

  Bedeschi, Ferdinando ^a   Boffino, Chiara ^b   Bonizzoni, Edoardo ^b   Resta, Claudio ^a,b   Torelli, Guido ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

Non volatile memories; Phase change memories; Programming technique

Indexed keywords

BIPOLAR TRANSISTORS; COMPUTER PROGRAMMING;

NON-VOLATILE MEMORIES; PROGRAMMING TECHNIQUE;

PHASE CHANGE MEMORY;

EID: 35848958587     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2007.07.121     Document Type: Article

References (11)

1. S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, K. Hunt, Nonvolatile, high density, high performance phase-change memory, in: Proceedings of 2000 IEEE Aerospace Conference, vol. 5, March 2000, pp. 385-390.
2. J. Maimon, E. Spall, R. Quinn, S. Schnur, Chalcogenide-based non-volatile memory technology, in: Proceedings of 2001 IEEE Aerospace Conference, vol. 5, March 2001, pp. 2289-2294.
3. S. Lai, T. Lowrey, OUM-a 180 nm nonvolatile memory cell element technology for stand-alone and embedded applications, Int. Electron Devices Meet. Tech. Dig. (2001), 803-806.
4. M. Gill, T. Lowrey, J. Park, Ovonic unified memory-a high performance nonvolatile memory technology for stand-alone memory and embedded applications, in: 2002 IEEE Solid-State Circuits Conference Dig. Tech. Pap., vol. 1, February 2002, pp. 458-459.
5. F. Pellizzer, A. Pirovano, F. Ottogalli, M. Mangistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, R. Bez, Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications, in: Proceedings of 2004 Symposium on VLSI Technology, June 2004, pp. 18-19.
6. Torelli G., and Lupi P. An improved method for programming a word-erasable EEPROM. Alta Frequenza LII (1983) 487-494
7. Kynett V.N., Fandrich M.L., Anderson J., Dix P., Jungroth O., Kreifels J.A., Lodenquai R.A., Vajdic B., Wells S., Winston M.D., and Yang L. A 90-ns one million erase/program cycle 1-Mbit Flash memory. IEEE J. Solid-State Circuits 24 5 (1989) 1259-1264
8. F. Bedeschi, C. Resta, O. Khouri, E. Buda, L. Costa, M. Ferraro, F. Pellizzer, F. Ottogalli, A. Pirovano, M. Tosi, R. Bez, R. Gastaldi, G. Casagrande, An 8 Mb demonstrator for high-density 1.8 V phase-change memories, in: Proceedings of 2004 Symposium on VLSI Circuits, June 2004, pp. 442-445.
9. T. Lowrey, A. Tyler, Programming a phase-change material memory, US Patent 6570784, May 2003.
10. H.-R. On, B.-H. Cho, W.Y. Cho, S. Kang, B.-G. Choi, H.-J. Kim, K. Kim, D.-E. Kim, C.-K. Kwak, H.-G. Byun, G.-T. Jeong, H.-S. Jeong, K. Kim, Enhanced write performance of a 64 Mb phase-change random access memory, in: 2005 IEEE Solid-State Circuits Conference Dig. Tech. Pap., vol. 1, February 2005, pp. 48-49.
11. F. Bedeschi, E. Bonizzoni, G. Casagrande, R. Gastaldi, C. Resta, G. Torelli, D. Zella, SET and RESET pulse characterization in BJT-selected phase-change memories, in: Proceedings of 2005 IEEE International Symposium on Circuits and Systems, May 2005, pp. 1270-1273.