A high-performance and energy-efficient TCAM design for IP-address lookup

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 56, Issue 6, 2009, Pages 479-483

  Chang, Yen Jen ^a  

^a NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

Author keywords

Forwarding table; Low power design; Router; Search line (SL); Ternary content addressable memory (TCAM)

Indexed keywords

ASSOCIATIVE STORAGE; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY; MEMORY ARCHITECTURE; ROUTERS; SWITCHING; TERNARY CONTENT ADRESSABLE MEMORY;

ENERGY EFFICIENT; ENERGY REDUCTION; FORWARDING TABLES; IP ADDRESS LOOKUP; LOW-POWER DESIGN; SEARCH LINES; SEARCH PERFORMANCE; TERNARY CONTENT ADDRESSABLE MEMORY;

LOGIC GATES;

EID: 67650108533     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2009.2020935     Document Type: Article

References (12)

1. J. S. Wang, C. C. Wang, and C. Yeh, "TCAM for IP-address lookup using tree-style AND-type match lines and segmented search lines," in Int. Solid-State Circuits Conf., 2006, pp. 577-586.
2. N. Mohan and M. Sachdev, "Low-capacitance and charge-shared match-lines for low-energy high-performance TCAMs," IEEE J. Solid-State Circuits vol. 42, no. 9, pp. 2054-2060, Sep. 2007.
3. N. Mohan, W. Fung, D. Wright, and M. Sachdev, "Match line sense amplifiers with positive feedback for low-power content addressable memories," in IEEE Custom Integr. Circuits Conf., 2006, pp. 297-300.
4. K. Pagiamtzis and A. Sheikholeslami, "A low power content-addressable memory (CAM) using pipelined hierarchical search scheme," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1512-1519, Sep. 2004.
5. H. Noda, K. Inoue, M. Kuroiwa, F. Igaue, K. Yamamoto, H. J. Mattausch, T. Koide, A. Amo, A. Hachisuka, S. Soeda, I. Hayashi, F. Morishita, K. Dosaka, K. Arimoto, K. Fujishima, K. Anami, and T. Yoshihara, "A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 245-253, Jan. 2005.
6. P. T. Huang, S.W. Chang,W. Y. Liu, andW. Hwang, "A 256x128 energy-efficient TCAM with novel low power schemes," in Proc. Int. Symp. VLSI-DAT, 2007, pp. 1-4.
7. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary content addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
8. I. Arsovski and R. Nadkarni, "Low-noise embedded CAM with reduced slow-rate match-llines and asynchronous search-lines," in IEEE Custom Integr. Circuits Conf., 2005, pp. 447-450.
9. Y.-J. Chang, "Two-layer hierarchical matching method for energy-efficient CAM design," Electron. Lett., vol. 43, no. 2, pp. 80-82, Jan. 2007.
10. Y.-J. Chang, Y.-H. Liao, and S.-J. Ruan, "Improve CAM power efficiency using decoupled match line scheme," in IEEE/ACM DATE, Apr. 16-20, 2007, pp. 1-6.
11. Y.-J. Chang and Y.-H. Liao, "Hybrid-type CAM design for both power and performance efficiency," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 8, pp. 965-974, Aug. 2008.
12. D. Shah and P. Gupta, "Fast updating algorithms for TCAMs," IEEE Micro, vol. 21, no. 1, pp. 36-47, Jan./Feb. 2001.