Low-noise embedded CAM with reduced slew-rate match-lines and asynchronous search-lines

Proceedings of the Custom Integrated Circuits Conference

Volumn 2005, Issue , 2005, Pages 447-450

  Arsovski, Igor ^a   Nadkarni, Rahul ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; VOLTAGE CONTROL;

ASYNCHRONOUS SEARCH-LINE SWITCHING; DECOUPLING CAPACITANCE; POWER SUPPLY NOISE;

ASSOCIATIVE STORAGE;

EID: 33847104241     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2005.1568702     Document Type: Conference Paper

References (6)

1. C. A. Zukowski and S.-Y. Wang, "Power reduction in large fan-in CMOS gates in logic arrays using selective precharge," Great Lakes Symposium on VLSI, 1997, pp. 83-87
2. K. Pagiamtzis and A. Sheikholeslami, "A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme," IEEE J. Solid-State Circuits, vol 39, no 9, pp.1512-1519, September 2004
3. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1958-1966, November 2003.
4. H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed low-power CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 956-968, June 2001.
5. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, January 2003.
6. M. McLeod, O. Wager, and A. Vogel. "A new method for improved delay characterization of VLSI logic," European Solid State Circuit Conference, September 1982