An evaluation of the TRIPS computer system

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2009, Pages 1-12

  Gebhart, Mark ^a   Maher, Bertrand A ^a   Coons, Katherine E ^a   Diamond, Jeff ^a   Gratz, Paul ^a   Marino, Mario ^a   Ranganathan, Nitya ^a   Robatmili, Behnam ^a   Smith, Aaron ^a   Burrill, James ^a   Keckler, Stephen W ^a   Burger, Doug ^a   McKinley, Kathryn S ^a  

^a University of Texas at Austin   (United States)

Author keywords

Measurement; Performance

Indexed keywords

DATA FLOW ANALYSIS; MEASUREMENT; PROGRAM PROCESSORS;

EMERGING TECHNOLOGIES; FUTURE TECHNOLOGIES; HARDWARE AND SOFTWARE; INSTRUCTION SET ARCHITECTURE; INSTRUCTION WINDOWS; MICRO ARCHITECTURES; PERFORMANCE; PERFORMANCE ANALYSIS;

COMPUTER ARCHITECTURE;

EID: 67650065540     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1508244.1508246     Document Type: Conference Paper

References (26)

1. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 Simulator: Modeling Networked Systems. In IEEE Micro, pages 52- 60, July/August 2006. (Pubitemid 46504889)
2. D. Burger, S. W. Keckler, K. S. McKinley, M. Dahlin, L. K. John, C. Lin, C. R. Moore, J. Burrill, R. G. McDonald, W. Yoder, and the TRIPS Team. Scaling to the End of Silicon with EDGE Architectures. IEEE Computer, 37(7):44-55, July 2004.
3. K. Coons, X. Chen, S. Kushwaha, D. Burger, and K. McKinley. A Spatial Path Scheduling Algorithm for EDGE Architectures. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 129-140, October 2006. (Pubitemid 47168395)
4. J. Diamond, B. Robatmili, S. W. Keckler, K. Goto, D. Burger, and R. van de Geijn. High Performance Dense Linear Algebra on Spatially Partitioned Processors. In Symposium on Principles and Practice of Parallel Programming, pages 63-72, February 2008.
5. http://www.eembc.org.
6. M. Gebhart et al. An Evaluation of the TRIPS Computer Systems (Extended Technical Report). Technical Report TR- 08-31, Department of Computer Sciences, The University of Texas at Austin, December 2008.
7. K. Goto and R. A. van de Geijn. Anatomy of High- Performance Matrix Multiplication. ACM Transactions on Mathematical Software, 34(12):4-29, May 2008. (Pubitemid 351724267)
8. P. Gratz, K. Sankaralingam, H. Hanson, P. Shivakumar, R. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of a Dynamically Routed Processor Operand Network. In International Symposium on Networks-on-Chip, pages 7-17, May 2007. (Pubitemid 350153574)
9. M. D. Hill and M. R. Marty. Amdahl's Law in the Multicore Era. IEEE Computer, 41(7):33-38, July 2008.
10. D. Jiḿenez. Piecewise Linear Branch Prediction. In International Symposium on Computer Architecture, pages 382-393, June 2005. (Pubitemid 41543456)
11. C. Kim, D. Burger, and S. W. Keckler. An Adaptive Non- Uniform Cache Structure for Wire-Dominated On-Chip Caches. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 211-222, October 2002. (Pubitemid 44892235)
12. C. Kim, S. Sethumadhavan, M. Govindan, N. Ranganathan, D. Gulati, S. W. Keckler, and D. Burger. Composable Lightweight Processors. In International Symposium on Microarchitecture, pages 281-294, December 2007.
13. B. Maher, A. Smith, D. Burger, and K. S. McKinley. Merging Head and Tail Duplication for Convergent Hyperblock Formation. In International Symposium on Microarchitecture, pages 65-76, December 2006. (Pubitemid 351336986)
14. S. Melvin and Y. Patt. Enhancing Instruction SchedulingWith a Block-Structured ISA. International Journal on Parallel Processing, 23(3):221-243, June 1995.
15. A. Moshovos and G. S. Sohi. Speculative Memory Cloaking and Bypassing. International Journal of Parallel Programming, 27(6):427-456, December 1999. (Pubitemid 32081848)
16. R. Nagarajan, K. Sankaralingam, D. Burger, and S. W. Keckler. A Design Space Evaluation of Grid Processor Architectures. In International Symposium on Microarchitecture, pages 40-51, December 2001. (Pubitemid 34086853)
17. PAPI: Performance Application Programming Interface. http://icl.cs.utk. edu/papi.
18. R. M. Rabbah, I. Bratt, K. Asanovic, and A. Agarwal. Versatility and VersaBench: A New Metric and a Benchmark Suite for Flexible Architectures. Technical Report TM-646, Laboratory for Computer Science, Massachusetts Institute of Technology, June 2004.
19. B. Robatmili, K. E. Coons, D. Burger, and K. S. McKinley. Strategies for Mapping Data Flow Blocks to Distributed Hardware. In International Symposium on Microarchitecture, pages 23-34, November 2008.
20. K. Sankaralingam, R. Nagarajan, R. McDonald, R. Desikan, S. Drolia, M. S. Govindan, P. Gratz, D. Gulati, H. Hanson, C. Kim, H. Liu, N. Ranganathan, S. Sethumadhavan, S. Sharif, P. Shivakumar, S. W. Keckler, and D. Burger. Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. In International Symposium on Microarchitecture, pages 480- 491, December 2006. (Pubitemid 351337020)
21. A. Seznec and P. Michaud. A Case for (Partially) TAgged GEometric History Length Branch Prediction. Journal of Instruction-Level Parallelism, Vol.8, February 2006.
22. T. Sherwood, E. Perelman, and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. In International Conference on Parallel Architectures and Compilation Techniques, pages 3-14, September 2001. (Pubitemid 33085420)
23. A. Smith, J. Gibson, B. Maher, N. Nethercote, B. Yoder, D. Burger, K. S. McKinley, and J. Burrill. Compiling for EDGE Architectures. In International Symposium on Code Generation and Optimization, pages 185-195, March 2006.
24. A. Smith, R. Nagarajan, K. Sankaralingam, R. McDonald, D. Burger, S.W. Keckler, and K. S. McKinley. Dataflow Predication. In International Symposium on Microarchitecture, pages 89-102, December 2006. (Pubitemid 351336988)
25. http://www.spec.org.
26. B. Yoder, J. Burrill, R. McDonald, K. Bush, K. Coons, M. Gebhart, M. Govindan, B. Maher, R. Nagarajan, B. Robatmili, K. Sankaralingam, S. Sharif, A. Smith, D. Burger, S. W. Keckler, and K. S. McKinley. Software Infrastructure and Tools for the TRIPS Prototype. In Workshop on Modeling, Benchmarking and Simulation, June 2007.