A hybrid spur compensation technique for finite-modulo fractional-N phase-locked loops

Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

Volumn , Issue , 2008, Pages 417-420

  Zhang, Li ^a   Yu, Xueyi ^a   Sun, Yuanfeng ^a   Rhee, Woogeun ^a   Wang, Zhihua ^a   Chen, Hongyi ^a   Wang, Dawn ^b  

^a TSINGHUA UNIVERSITY   (China)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGE COMPENSATION; CHARGE PUMP; COMPENSATION CIRCUITS; COMPENSATION CURRENTS; COMPENSATION TECHNIQUES; DIGITAL MODULATORS; DYNAMIC RANGE; FRACTIONAL-N; FRACTIONAL-N PHASE-LOCKED LOOPS; HIGH-ORDER; PHASE INTERPOLATION; QUANTIZATION NOISE; TIME DOMAIN; VOLTAGE DOMAINS;

DIGITAL CIRCUITS; MODULATION;

PHASE LOCKED LOOPS;

EID: 67649973959     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2008.4708816     Document Type: Conference Paper

References (8)

1. X. Yu, Y. Sun, L. Zhang, W. Rhee, and Z. Wang, "A lGHz fractional-N PLL clock generator with low-OSR δ∑ modulation and FIR-embedded noise filtering," ISSCC Dig. Tech. Papers, pp. 346-347, Feb. 2008.
2. C. H. Park, O. Kim, and B. Kim, "A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching," IEEE J. of Solid-State Circuits, vol. 36, pp. 777-783, May 2001.
3. W. Rhee and A. Ali, "An on-chip phase compensation technique in fractional-N frequency synthesis," in Proc. ISCAS, May 1999, pp. 363- 366.
4. K. Woo, Y. Liu, and D. Ham, "Fast-locking hybrid PLL combining integer & fractional divisions," 2007 Symp. on VLSI Circuits, June 2007, pp. 260-261.
5. B. Memmler, E. Gotz, and G. Schonleber, "New fast-lock PLL for mobile GSM GPRS applications," in Proc. ESSCIRC'OO, Sept. 2000, pp. 468-471.
6. R. Ahola and K. Halonen, "A 2GHz δ∑ fractional-N frequency PLL in 0.35μm CMOS," in Proc. ESSCIRC'OO, Sept. 2000, pp. 472-475.
7. A. Swaminathan, K. Wang, and I. Galton, "A wide-bandwidth 2.4GHz ISM-band fractional-N PLL with adaptive phase-noise cancellation," ISSCC Dig. Tech. Papers, pp. 302-303, Feb. 2007.
8. K. Jenkins, A. P. Jose, and D. F. Heidel, "An on-chip jitter measurement circuit with sub-picosecond resolution," in Proc. ESSCIRC'05, Sept. 2005, pp. 157-160.