Dead-time elimination of PWM-controlled inverter/converter without separate power sources for current polarity detection circuit

IEEE Transactions on Industrial Electronics

Volumn 56, Issue 6, 2009, Pages 2121-2127

  Lin, Yong Kai ^a   Lai, Yen Shin ^a  

^a NATIONAL TAIPEI UNIVERSITY OF TECHNOLOGY   (Taiwan)

Author keywords

Dead time elimination; Pulsewidth modulation (PWM)

Indexed keywords

CURRENT DETECTION; CURRENT DISTORTION; CURRENT POLARITY DETECTION; DEAD-TIME ELIMINATION; DEADTIME; ELIMINATION SCHEME; OUTPUT VOLTAGES; POWER DEVICES; POWER SOURCES; POWER SUPPLY; PULSEWIDTH MODULATION (PWM); PWM CONTROL;

COUNTING CIRCUITS; POWER CONVERTERS; PULSE MODULATION; THREE TERM CONTROL SYSTEMS;

PULSE WIDTH MODULATION;

EID: 67649360411     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2009.2014305     Document Type: Article

References (20)

1. T. J. Summers and R. E. Betz, "Dead-time issues in predictive current control," IEEE Trans. Ind. Appl., vol. 40, no. 3, pp. 835-844, May/Jun. 2004.
2. Y. S. Lai and F. S. Shyu, "Optimal common-mode voltage reduction PWM technique for inverter control with consideration of the dead-time effects - Part I: Basic development," IEEE Trans. Ind. Appl., vol. 40, no. 6, pp. 1605-1612, Nov./Dec. 2004.
3. B. B. Lazhar, "On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive," IEEE Trans. Ind. Electron., vol. 51, no. 5, pp. 1113-1118, Oct. 2004.
4. N. Urasaki, T. Senjyu, K. Uezatoand, and T. Funabashi, "Adaptive dead-time compensation strategy for permanent magnet synchronous motor drive," IEEE Trans. Energy Convers., vol. 22, no. 2, pp. 271-280, Jun. 2007.
5. H. Zhao, Q. M. J. Wu, and A. Kawamura, "An accurate approach of nonlinearity compensation for VSI inverter output voltage," IEEE Trans. Power Electron., vol. 19, no. 4, pp. 1029-1035, Jul. 2004.
6. H. S. Kim, H. T. Moon, and M. J. Youn, "On-line dead-time compensation method using disturbance observer," IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1336-1345, Nov. 2003.
7. A. Cichowski and J. Nieznanski, "Self-tuning dead-time compensation method for voltage-source inverters," IEEE Power Electron. Lett., vol. 3, no. 2, pp. 72-75, Jun. 2005.
8. J. W. Choi and S. K. Sul, "Inverter output voltage synthesis using novel dead time compensation," IEEE Trans. Power Electron., vol. 11, no. 2, pp. 221-227, Mar. 1996.
9. S. Y. Kim and S. Y. Park, "Compensation of dead-time effects based on adaptive harmonic filtering in the vector-controlled AC motor drives," IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1768-1777, Jun. 2007.
10. T. Hoshino, J. I. Itoh, and T. Kaneko, "Dead-time voltage error correction with parallel disturbance observers for high performance V/ f control," in Conf. Rec. IEEE IAS Annu. Meeting, 2007, pp. 2038-2044.
11. C. Attaianese and G. Tomasso, "Predictive compensation of dead-time effects in VSI feeding induction motors," IEEE Trans. Ind. Appl., vol. 37, no. 3, pp. 856-863, May/Jun. 2001.
12. K. M. Cho,W. S. Oh, Y. T. Kim, and H. J. Kim, "A new switching strategy for pulse width modulation (PWM) power converters," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 330-337, Feb. 2007.
13. B. Zhang, A. Q. Huang, B. Chen, and Y. F. Liu, "A new generation emitter turn-off (ETO) thyristor to reduce harmonics in the high power PWM voltage source converters," in Proc. IEEE IPEMC, 2004, vol. 1, pp. 327-331.
14. B. Zhang, A. Q. Huang, and B. Chen, "A novel IGBT gate driver to eliminate the dead-time effect," in Conf. Rec. IEEE IAS Annu. Meeting, 2005, vol. 2, pp. 913-917.
15. L. Chen and F. Z. Peng, "Dead-time elimination for voltage source inverters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 574-580, Mar. 2008.
16. J. S. Choi, J. Y. Yoo, S. W. Lim, and Y. S. Kim, "A novel dead time minimization algorithm of the PWM inverter," in Conf. Rec. IEEE IAS Annu. Meeting, 1999, vol. 4, pp. 2188-2193.
17. C. Attaianese and G. Tomasso, "Low losses modulation of PWM-rectifiers," in Proc. IEEE APEC, 2002, vol. 1, pp. 497-502.
18. C. Attaianese, V. Nardi, and G. Tomasso, "A novel SVM strategy for VSI dead-time-effect reduction," IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 1667-1674, Nov./Dec. 2005.
19. C. Attaianese, V. Nardi, and G. Tomasso, "THD and power losses optimization by means of variable frequency space vector modulation," in Proc. IEEE PESC, 2005, pp. 962-968.
20. Y. H. Liu, "Novel modulation strategies for class-D amplifier," IEEE Trans. Consum. Electron., vol. 53, no. 3, pp. 987-994, Aug. 2007.