Dead-time elimination for voltage source inverters

IEEE Transactions on Power Electronics

Volumn 23, Issue 2, 2008, Pages 574-580

  Chen, Lihua ^a   Peng, Fang Zheng ^a  

^a Michigan State University   (United States)

Author keywords

Dead time; Gate drive; Harmonic; Phase leg; Pulsewidth modulation (PWM) control

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC LOADS; ELECTRIC POTENTIAL; PULSE WIDTH MODULATION; SEMICONDUCTOR DIODES;

ANTI-PARALLEL DIODE; VOLTAGE SOURCE INVERTERS;

ELECTRIC INVERTERS;

EID: 41549125508     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2007.915766     Document Type: Article

References (21)

1. L. Ben Brahim, "On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive," IEEE Trans. Ind. Electron., vol. 51, no. 5, pp. 1113-1118, Oct. 2004.
2. A. Cichowski and J. Nieznanski, "Self-tuning dead-time compensation method for voltage-source inverters," IEEE Power Electron. Lett., vol. 3, no. 2, pp. 72-75, Jun. 2005.
3. Y. Lai and F. Shyu, "Optimal common-mode Voltage reduction PWM technique for inverter control with consideration of the dead-time effects-part I: Basic development," IEEE Trans. Ind. Appl., vol. 40, no. 6, pp. 1605-1612, Nov.-Dec. 2004.
4. A. R. Munoz and T. A. Lipo, "On-line dead-time compensation technique for open-loop PWM-VSI drives," IEEE Trans. Power Electron., vol. 14, no. 4, pp. 683-689, July 1999.
5. H. Kim, H. Moon, and M. Youn, "On-line dead-time compensation method using disturbance observer," IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1336-1345, Nov. 2003.
6. D. Leggate and R. J. Kerkman, "Pulse-based dead-time compensator for PWM voltage inverters," IEEE Trans. Ind. Electron., vol. 44, no. 2, pp. 191-197, Apr. 1997.
7. V. M. Cardenas, S. Horta, and R. Echavarria, "Elimination of dead time effects in three phase inverters," in Proc. IEEE Int. Power Electronics Congr., Oct. 1996, pp. 258-262.
8. N. Urasaki, T. Senjyu, K. Uezato, and T. Funabashi, "An adaptive dead-time compensation strategy for voltage source inverter fed motor drives," IEEE Trans. Power Electron., vol. 20, no. 5, pp. 1150-1160, Sep. 2005.
9. V. Yousefzadeh and D. Maksimovic, "Sensorless optimization of dead times in DC-DC converters with synchronous rectifiers," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 994-1002, Jul. 2006.
10. A. C. Oliveira, C. B. Jacobina, and A. M. Nogueira Lima, "Improved dead-time compensation for sinusoidal PWM inverters operating at high switching frequencies," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2295-2304, Aug. 2007.
11. C. Attaianese, V. Nardi, and G. Tomasso, "A novel SVM strategy for VSI dead-time-effect reduction," IEEE IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 1667-1674, Nov./Dec. 2005.
12. J. A. Abu-Qahouq, H. Mao, H. J. Al-Atrash, and I. Batarseh, "Maximum efficiency point tracking (MEPT) method and digital dead time control implementation," IEEE Trans. Power Electron., vol. 21, no. 5, pp. 1273-1281, Sep. 2006.
13. K. M. Cho, W. S. OH, and C. G. In, "A new switching strategy for PWM power converters," in Proc. IEEE Power Electronics Specialists Conf. June 2002, vol. 1, pp. 221-225.
14. J. Choi, J. Yoo, S. Lim, and Y. Kim, "A novel dead time minimization algorithm of the PWM inverter," in Proc. IEEE IAS Annu. Meeting, 1999, vol. 4, pp. 2188-2193.
15. B. Zhang, A. Q. Huang, and B. Chen, "A novel IGBT gate driver to eliminate the dead-time effect," in Proc. IEEE IAS Annu. Meeting, 2005, vol. 2, pp. 913-917.
16. S. Park and T. M. Jahns, "A novel dead-time elimination method using single-input enhanced phase-leg configuration," in Proc. IEEE IAS Annu. Meeting, 2003, vol. 3, pp. 2033-2040.
17. W. Song and B. Lehman, "Dual-bridge DC-DC converter: A new topology characterized with no deadtime operation," IEEE Trans. Power Electron., vol. 19, no. 1, pp. 94-103, Jan. 2004.
18. D. G. Holmes and T. A. Lipo, Pulse Width Modulation for Power Converters: Principles and Practice. New York: Wiley, 2003.
19. N. Mohan, T.M. Undeland, and W.P. Robbins, Power Electronics- Converters, Applications and Design, 3rd ed. New York:WIley, 2003.
20. C. M. Wu, W. Lau, and H. S. Chung, "Analytical technique for calculating the output harmonics of an H-bridge inverter with dead time," IEEE Trans. Circuits Syst., vol. 46, no. 5, pp. 617-627, May 1999.
21. F. Z. Peng, J. Wang, F. Zhang, and Z. Qian, "Development of a 1.5 MVA universal converter module for ship propulsion, traction drive and utility applications," in Proc. IEEE Power Electronics Specialists Conf., 2005, pp. 2290-2295.