An accurate approach of nonlinearity compensation for VSI inverter output voltage

IEEE Transactions on Power Electronics

Volumn 19, Issue 4, 2004, Pages 1029-1035

  Zhao, Hengbing ^a   Wu, Q M Jonathan ^a   Kawamura, Atsuo ^b  

^a NATIONAL RESEARCH COUNCIL CANADA   (Canada)

^b YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONTROL NONLINEARITIES; ELECTRIC CURRENTS; ELECTRIC DISTORTION; ELECTRIC POWER DISTRIBUTION; ERROR COMPENSATION; HARMONIC DISTORTION; NATURAL FREQUENCIES; PULSE WIDTH MODULATION; VOLTAGE CONTROL;

COMPENSATION FACTOR IDENTIFICATION; DISTRIBUTED ENERGY SYSTEM; NONLINEARITY COMPENSATION; VOLTAGE SOURCE INVERTER;

ELECTRIC INVERTERS;

EID: 3843131878     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2004.830072     Document Type: Article

References (13)

1. J.-W. Choi and S.-K. Sul, "Inverter output voltage synthesis using novel dead time compensation," IEEE Trans. Power Electron., vol. 11, pp. 221-227, Mar. 1996.
2. A. R. Munoz and T. A. Lipo, "Online dead-time compensation technique for open-loop PWM-VSI drives," IEEE Trans. Power Electron., vol. 14, pp. 683-689, July 1999.
3. F. Blaabjerg, J. K. Pedersen, and P. Thoegersen, "Improved modulation techniques for PWM-VSI drives," IEEE Trans. Ind. Electron., vol. 44, pp. 87-95, Feb. 1997.
4. K. Yamamoto, K. Shinohara, and H. Ohga, "Effect of parasitic capacitance of power device on output voltage deviation during switchng dead-time in voltage-fed PWM inverter," in Proc. Power Conversion Conf. (PCC-Nagaoka'97), vol. 2, Nagaoka, Japan, 1997, pp. 777-782.
5. Y. Murai, T. Watanabe, and H. Iwasaki, "Waveform distortion and correction circuit for PWM inverters with switching lag-times," IEEE Trans. Ind. Applicat., vol. IA-23, pp. 881-886, Sept./Oct. 1987.
6. D. Leggate and R. Kerkman, "Pulse based time compensator for PWM voltage inverters," in IEEE IECON'95 Conf. Rec., 1995, pp. 474-481.
7. J.-W. Choi and S.-K. Sul, "A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltages," IEEE Trans. Ind. Applicat., vol. 31, pp. 1001-1008, Sept. 1995.
8. R. B. Sepe and J. H. Lang, "Inverter nonlinearities and discrete-time vector current control," IEEE Trans. Ind. Applicat., vol. 30, pp. 62-70, Jan. 1994.
9. L. Ben-Brahim, "The analysis and compensation of dead-time effects in three phase PWM inverters," in IEEE IECON'98 Conf. Rec., 1998, pp. 792-798.
10. J.-L. Lin, "A new approach of dead-time compensation for PWM voltage inverters," IEEE Trans. Circutts Syst I, vol. 49, pp. 476-483, Apr. 2002.
11. C. Attaianese and G. Tomasso, "Predictive compensation of dead-time effects in VSI feeding induction motors," IEEE Trans. Ind. Applicat., vol. 37, pp. 856-863, May 2001.
12. T. Sukegawa, K. Kamiyama, K. Mizuno, T. Matsui, and T. Okuyama, "Fully digital, vector-controlled PWM VSI-fed ac drives with an inverter dead-time compensation strategy," IEEE Trans. Ind. Applicat., vol. 27, pp. 552-559, May/June 1991.
13. K. Yamamoto and K. Shinohara, "Analysis of AC servo motor driven by PWM inverter with switching dead-time and compensation for output voltage deviation," Trans. Inst. Elect. Eng. Jpn. D, pp. 924-933, Sept. 1996.