-
3
-
-
51549099892
-
Waveform distortion and correction circuit for PWM inverter with switching lag-times
-
Sept./Oct.
-
Y. Murai, T. Watanabe, and H. Iwasaki, "Waveform distortion and correction circuit for PWM inverter with switching lag-times," IEEE Trans. Ind. Applicat., vol. IA-23, pp. 881-886, Sept./Oct. 1987.
-
(1987)
IEEE Trans. Ind. Applicat.
, vol.IA-23
, pp. 881-886
-
-
Murai, Y.1
Watanabe, T.2
Iwasaki, H.3
-
4
-
-
0025403277
-
Compensating for dead time degradation of PWM inverter waveforms
-
Mar.
-
R. C. Dodson, P. D. Evans, H. T. Yazdi, and S. C. Harley, "Compensating for dead time degradation of PWM inverter waveforms," in Proc. Inst. Elect. Eng. B, vol. 137, Mar. 1990.
-
(1990)
Proc. Inst. Elect. Eng. B
, vol.137
-
-
Dodson, R.C.1
Evans, P.D.2
Yazdi, H.T.3
Harley, S.C.4
-
5
-
-
84942209869
-
The analysis and compensation of dead-time effects in PWM inverters
-
Apr.
-
S. G. Jeong and M. H. Park, "The analysis and compensation of dead-time effects in PWM inverters," IEEE Trans. Ind. Electron., vol. 38, pp. 108-114, Apr. 1991.
-
(1991)
IEEE Trans. Ind. Electron.
, vol.38
, pp. 108-114
-
-
Jeong, S.G.1
Park, M.H.2
-
6
-
-
0031121608
-
Pulse-based dead-time compensator for PWM voltage inverter
-
Apr.
-
D. Leggate and R. J. Kerkman, "Pulse-based dead-time compensator for PWM voltage inverter," IEEE Trans. Ind. Electron., vol. 44, pp. 191-197, Apr. 1997.
-
(1997)
IEEE Trans. Ind. Electron.
, vol.44
, pp. 191-197
-
-
Leggate, D.1
Kerkman, R.J.2
-
7
-
-
0026155020
-
Fully digital, vector-controlled PWM VSI-fed ac drives with an inverter dead-time compensation strategy
-
May/June
-
T. Sukegawa, K. Kamiyama, K. Mizuno, T. Matsui, and T. Okuyama, "Fully digital, vector-controlled PWM VSI-fed ac drives with an inverter dead-time compensation strategy," IEEE Trans. Ind. Applicat., vol. 27, pp. 552-559, May/June 1991.
-
(1991)
IEEE Trans. Ind. Applicat.
, vol.27
, pp. 552-559
-
-
Sukegawa, T.1
Kamiyama, K.2
Mizuno, K.3
Matsui, T.4
Okuyama, T.5
-
8
-
-
0029375999
-
A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltage
-
Sept./Oct.
-
J. W. Choi and S. K. Sul, "A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltage," IEEE Trans. Ind. Applicat., vol. 31, pp. 1001-1008, Sept./Oct. 1995.
-
(1995)
IEEE Trans. Ind. Applicat.
, vol.31
, pp. 1001-1008
-
-
Choi, J.W.1
Sul, S.K.2
-
9
-
-
0030106552
-
Inverter output voltage synthesis using novel dead-time compensation
-
Mar.
-
_, "Inverter output voltage synthesis using novel dead-time compensation," IEEE Trans. Power Electron., vol. 11, pp. 221-227, Mar. 1996.
-
(1996)
IEEE Trans. Power Electron.
, vol.11
, pp. 221-227
-
-
-
10
-
-
0031704867
-
On-line dead-time compensation technique for open-loop PWM-VSI drives
-
Feb.
-
A. Munoz-Garcia and T. A. Lipo, "On-line dead-time compensation technique for open-loop PWM-VSI drives," in Proc. IEEE Applicat. Power Electon. Conf., Feb. 1998, pp. 95-100.
-
(1998)
Proc. IEEE Applicat. Power Electon. Conf.
, pp. 95-100
-
-
Munoz-Garcia, A.1
Lipo, T.A.2
|