Janus: A novel use of formal verification for targeted behavioral equivalence

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn , Issue , 2008, Pages 64-70

  Math, Prakash ^a   Hoenig, David ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED METHODS; BEHAVIORAL EQUIVALENCE; COMPLEX DESIGNS; DESIGN CHANGE; DESIGN INTENT; FORMAL EQUIVALENCE VERIFICATION; FORMAL VERIFICATIONS; MICRO ARCHITECTURES; SIMILAR DESIGN; UNINTENDED BEHAVIOR; VALIDATION METHODS; VERIFICATION FRAMEWORK;

BEHAVIORAL RESEARCH; EQUIVALENCE CLASSES;

DESIGN;

EID: 67449147364     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2008.4695876     Document Type: Conference Paper

References (12)

1. Carl Pixley. A theory and implementation of sequential hardware equivalence. IEEE Trans. on CAD of Integrated Circuits and Systems, 11(12):1469-1478, 1992.
2. Zvi Kohavi. Switching and Finite Automata Theory: Computer Science Series. McGraw-Hill Higher Education, 1990.
3. Juris Hartmanis and R.E. Stearns. Algebraic structure theory of sequential machines (Prentice-Hall international series in applied mathematics). Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1966.
4. V. Singhal. Design replacements for sequential circuits, 1996.
5. Andreas Kuehlmann and Cornelis A. J. van Eijk. Combinational and sequential equivalence checking. Pages 343-372, 2002.
6. Maher N. Mneimneh and Karem A. Sakallah. Principles of sequential-equivalence verification. IEEE Des. Test, 22(3):248-257, 2005. (Pubitemid 40889825)
7. Shi-Yu Huang, Kwang-Ting Cheng, and Kuang-Chien Chen. Verifying sequential equivalence using atpg techniques. ACM Trans. Des. Autom. Electron. Syst., 6(2):244-275, 2001. (Pubitemid 33285370)
8. Per Bjesse and Koen Claessen. Sat-based verification without state space traversal. In FMCAD '00: Proceedings of the Third International Conference on Formal Methods in Comp uter-Aided Design, pages 372-389, London, UK, 2000. Springer-Verlag.
9. D. Stoffel and W. Kunz. Structural fsm traversal theory and a practical algorithm. 1997.
10. C.A.J. van Eijk. Sequential equivalence checking based on structural similarities. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 19(7):814-819, Jul 2000. (Pubitemid 30910843)
11. Roy Armoni, Limor Fix, Alon Flaisher, Rob Gerth, Boris Ginsburg, Tomer Kanza, Avner Landver, Sela Mador-Haim, Eli Singerman, Andreas Tiemeyer, Moshe Y. Vardi, and Yael Zbar. The forspec temporal logic: A new temporal property-specification language. In Tools and Algorithms for Construction and Analysis of Systems, pages 296-1211, 2002.
12. N. Hung, W.N.N.; Narasimhan. Reference model based rtl verification: an integrated approach. In High- Level Design Validation and Test Workshop, 2004. Ninth IEEE International, pages 9-13, Nov. 2004.