Low power and high speed multi threshold voltage interface circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 17, Issue 5, 2009, Pages 638-645

  Tawfik, Sherif A ^a   Kursun, Volkan ^b  

^a Wisconsin Electric Machines and Power Electronics Consortium   (United States)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

High performance; Multiple supply voltages; Multiple threshold voltages; Parameter variations; Power efficiency; Voltage level converters

Indexed keywords

HIGH-PERFORMANCE; MULTIPLE SUPPLY VOLTAGES; MULTIPLE THRESHOLD VOLTAGES; PARAMETER VARIATIONS; POWER EFFICIENCY; VOLTAGE LEVEL CONVERTERS;

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUITS; LOGIC CIRCUITS; THRESHOLD VOLTAGE;

DELAY CIRCUITS;

EID: 67349228779     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2006793     Document Type: Article

References (11)

1. V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design. New York: Wiley, 2006.
2. K. Usami et al., "Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 463-471, Mar. 1998.
3. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, MA: Cambridge University Press, 1998.
4. S. H. Kulkarni and D. Sylvester, "High performance level conversion for dual VDD design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 9, pp. 926-936, Sep. 2004.
5. A. Srivastava and D. Sylvester, "Minimizing total power by simultaneous Vdd/Vth Assignment," in Pmc. IEEE Des. Autom. Conf., Jan. 2003, pp. 400-403.
6. S. H. Kulkarni, A. N. Srivastava, and D. Sylvester, "A new algorithm, for improved VDD assignment in low power dual VDD systems," in Proc. IEEE Int. Symp. Low Power Electron. Des., Aug. 2004, pp. 200-205.
7. F. Ishihara, F. Sheikh, and B. Nikolić, "Level conversion for dualsupply systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 2, pp. 185-195, Feb. 2004.
8. V. Kursun, R. M. Secareanu, and E. G. Friedman, "CMOS voltage interface circuit for low power systems," in Proc. IEEE Int. Symp. Circuits Syst., May 2002, vol. 3, pp. 667-670.
9. M. Takahashi et al, "A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1772-1780, Nov. 1998.
10. M. Hamada et al., "A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme," in Proc. IEEE Custom Integr: Circuits Conf., May 1998, pp. 495-498.
11. D. E. Lackey et al., "Managing power and performance for system-on-chip designs using voltage islands," in Proc. IEEE/ACM Int. Conf. Comput.Aided Des., Nov. 2002, pp. 195-202.