A seamless virtualization approach for transparent dynamical function mapping targeting heterogeneous and reconfigurable systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5453, Issue , 2009, Pages 362-367

  Buchty, Rainer ^a   Kramer, David ^a   Nowak, Fabian ^a   Karl, Wolfgang ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMMERS; EXISTING SYSTEMS; FUNCTION MAPPING; HIGH-PERFORMANCE COMPUTING; LEGACY CODE; ON-DEMAND; PROGRAM DEVELOPMENT; RECONFIGURABILITY; RECONFIGURABLE SYSTEMS; RESOURCE VIRTUALIZATION; VIRTUALIZATION;

CAVITY RESONATORS; FUNCTIONS;

EMBEDDED SYSTEMS;

EID: 67149103681     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-00641-8_42     Document Type: Conference Paper

References (16)

1. Advanced Micro Devices. AMD Fusion Whitepaper, http://www.amd.com/us/ MarketingDownloads/AMD-fusion-Whitepaper.pdf
2. Buchty, R., Kramer, D., Kicherer, M., Karl, W.: A Light-weight Approach to Dynamical Runtime Linking Supporting Heterogenous, Parallel, and Reconfigurable Architectures. In: The 2009 International Conference on Architecture of Computing Systems (ARCS 2008), Delft, The Netherlands (to appear) (March 2009)
3. Socek, D.: 3DES/DES VHDL Core (2006), http://opencores.org/projects.cgi/ web/3des-vhdl/overview
4. De Bosschere, K., Luk, W., Martorell, X., Navarro, N., O'Boyle, M., Pnevmatikatos, D., Ramirez, A., Sainrat, P., Seznec, A., Stenstrom, P., Temam, O.: High-Performance Embedded Architecture and Compilation Roadmap. In: Stenstrom, P. (ed.) Transactions on High- Performance Embedded Architectures and Compilers I. LNCS, vol. 4050, pp. 5-29. Springer, Heidelberg (2007)
5. Ralf, S.: Engelschall and The OpenSSL Project. OpenSSL: The Open Source toolkit for SSL/TLS, http://www.openssl.org/
6. Held, J., Bautista, J., Koehl, S.: From a Few Cores to Many: A Tera-scale Computing Research Overview. Research at Intel Whitepaper (2006), http://download.intel.com/research/platform/terascale/terascaleoverviewpaper.pdf
7. Froning, H., NUssle, M., Slogsnat, D., Litz, H., Brilning, U.: HTX Board: A Rapid Prototyping Station. In: 3rd annual FPGAworld Conference (November 2006), http://ra.ziti.uni-heidelberg.de/pages/papers/2006/1.pdf
8. HyperTransport Consortium. HyperTransport: Low latency Chip-to-Chip and beyond Interconnect (2008), http://www.hypertransport.org
9. Cray Inc. Cray XD1 Supercomputer (2004), http://www.cray.com/downloads/ Cray-XD1-Datasheet.pdf
10. Linderman, M.D., Collins, J.D., Wang, H., Meng, T.H.: Merge: a programming model for heterogeneous multi-core systems. In: ASPLOS XIII: Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, pp. 287-296. ACM, New York (2008)
11. RapidMind, Inc. RapidMind Multi-Core Development Platform (2008), http://www.rapidmind.net/
12. Vassiliadis, S., Wong, S., Cotofana, S.D.: The MOLEN /it-coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275-285. Springer, Heidelberg (2001)
13. Huang, S., Hormati, A., Bacon, D., Rabbah, R.: Liquid Metal: Object-Oriented Programming Across the Hardware/Software Boundary. In: Vitek, J. (ed.) ECOOP 2008. LNCS, vol. 5142, pp. 76-103. Springer, Heidelberg (2008)
14. The Santa Cruz Operation, Inc. System V Application Binary Interface, Edition 4.1 (1997), http://www.caldera.com/developers/devspecs/gabi41.pdf
15. Wang, P.H., Collins, J.D., Chinya, G.N., Jiang, H., Tian, X., Girkar, M., Yang, N.Y., Lueh, G.-Y., Wang, H.: EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system. SIGPLANNot. 42(6), 156-166 (2007)
16. NoTA World. NoTA - Open Architecture Initiative (2008), http://www.notaworld.org/