메뉴 건너뛰기




Volumn 30, Issue 4, 2009, Pages 542-553

Direct digital frequency synthesizer with CORDIC algorithm and Taylor series approximation for digital receivers

Author keywords

Baseband communications; CORDIC algorithm; DDFS survey; Digital design; FPGA implementation; Taylor series

Indexed keywords


EID: 66849119068     PISSN: 1450216X     EISSN: 1450202X     Source Type: Journal    
DOI: None     Document Type: Article
Times cited : (17)

References (23)
  • 3
    • 0036703161 scopus 로고    scopus 로고
    • Versatile COFDM Demodulation Based on the CORDIC-Algorithm
    • S.W. Mondwurf, 2002. "Versatile COFDM Demodulation Based on the CORDIC-Algorithm", IEEE Transaction on Consumer Electronics, vol.48 no. 3, pp. 718-723.
    • (2002) IEEE Transaction on Consumer Electronics , vol.48 , Issue.3 , pp. 718-723
    • Mondwurf, S.W.1
  • 4
    • 14644403034 scopus 로고    scopus 로고
    • High-Performance Direct Digital Fraquency Synthesizers Using Piecewise-Polynomial Approximation
    • D.D. Caro and A.G. Strollo, 2005. "High-Performance Direct Digital Fraquency Synthesizers Using Piecewise-Polynomial Approximation". IEEE Transaction on Circuit and Systems. vol. 52, no. 2, pp. 324-337.
    • (2005) IEEE Transaction on Circuit and Systems , vol.52 , Issue.2 , pp. 324-337
    • Caro, D.D.1    Strollo, A.G.2
  • 6
    • 85032771974 scopus 로고    scopus 로고
    • Direct Digital Synthesis: A Tool for Periodic Wave Generation (Part 1)
    • L. Cordesses, 2004. "Direct Digital Synthesis: A Tool for Periodic Wave Generation (Part 1)", IEEE Signal processing magazine, pp. 49-54.
    • (2004) IEEE Signal processing magazine , pp. 49-54
    • Cordesses, L.1
  • 8
    • 0026382481 scopus 로고
    • A 150-MHz direct digital synthesizer in 1.25 mm CMOS with 90-dBc spurious performances
    • H.T. Nicholas III and H. Samueli, 1991. "A 150-MHz direct digital synthesizer in 1.25 mm CMOS with 90-dBc spurious performances", IEEE Journal of Solid-State Circuits, vol.26 no. 12, pp. 1959-1969.
    • (1991) IEEE Journal of Solid-State Circuits , vol.26 , Issue.12 , pp. 1959-1969
    • Nicholas III, H.T.1    Samueli, H.2
  • 10
    • 85069276647 scopus 로고
    • SciTech, SciTech Electronics, Inc, San Diego, CA, Tech. Rep, V3
    • SciTech, 1992. "DDS tutorial", SciTech Electronics, Inc, San Diego, CA, Tech. Rep. V3.
    • (1992) DDS Tutorial
  • 11
    • 0036049422 scopus 로고    scopus 로고
    • Piece-wise parabolic interpolation for direct digital frequency synthesis
    • A.M Eltawil and B. Dancshrad, 2002. "Piece-wise parabolic interpolation for direct digital frequency synthesis". Porceding IEEE Custom Integrated circuits, 31, pp. 401-404.
    • (2002) Porceding IEEE Custom Integrated Circuits , vol.31 , pp. 401-404
    • Eltawil, A.M.1    Dancshrad, B.2
  • 13
    • 0033169555 scopus 로고    scopus 로고
    • A 100-MHz, 16-b, Direct Digital Frequency Synthesizer with a 100-dBs Spurious-Free Dynamic Range
    • A. Madisetti, A.Y. Kwentus and A.N. Wilsson, 1999. "A 100-MHz, 16-b, Direct Digital Frequency Synthesizer with a 100-dBs Spurious-Free Dynamic Range". IEEE J. Solid-State Circuits, vol.34 no. 8, pp. 1034-1043.
    • (1999) IEEE J. Solid-State Circuits , vol.34 , Issue.8 , pp. 1034-1043
    • Madisetti, A.1    Kwentus, A.Y.2    Wilsson, A.N.3
  • 14
    • 43149126578 scopus 로고    scopus 로고
    • Low-Latency Pipelined 2D and 3D CORDIC Processors
    • E. Antelo, J. Villabla and E.L. Zapata, 2008. "Low-Latency Pipelined 2D and 3D CORDIC Processors". IEEE Transaction on Computers, vol. 57, no. 3, pp. 404-417.
    • (2008) IEEE Transaction on Computers , vol.57 , Issue.3 , pp. 404-417
    • Antelo, E.1    Villabla, J.2    Zapata, E.L.3
  • 16
    • 4544342745 scopus 로고    scopus 로고
    • Fixed-point error analysis of CORDIC processor based on the variance propagation formula
    • Reg. Papers
    • Y. Park and N. I. Cho, 2004. "Fixed-point error analysis of CORDIC processor based on the variance propagation formula". IEEE Transaction Circuits and system I, Reg. Papers, vol. 51, no. 3, pp. 573-584.
    • (2004) IEEE Transaction Circuits and System I , vol.51 , Issue.3 , pp. 573-584
    • Park, Y.1    Cho, N.I.2
  • 17
    • 14644403034 scopus 로고    scopus 로고
    • High performance direct digital frequency synthesizers using piecewise polynomial approximation
    • Reg. Papers
    • D. De Caro and A. G. M. Strollo, 2005. "High performance direct digital frequency synthesizers using piecewise polynomial approximation". IEEE Transaction Circuits and system I, Reg. Papers, vol. 52, no. 2, pp. 324-337.
    • (2005) IEEE Transaction Circuits and system I , vol.52 , Issue.2 , pp. 324-337
    • de Caro, D.1    Strollo, A.G.M.2
  • 18
    • 27844440775 scopus 로고    scopus 로고
    • High performance direct digital frequency synthesizers in 0.25 μm CMOS using dual-slope approximation
    • D. De Caro and A. G. M. Strollo, 2005. "High performance direct digital frequency synthesizers in 0.25 μm CMOS using dual-slope approximation". IEEE Journal Solid-State Circuits, vol. 40, no. 11, pp. 2220-2227.
    • (2005) IEEE Journal Solid-State Circuits , vol.40 , Issue.11 , pp. 2220-2227
    • de Caro, D.1    Strollo, A.G.M.2
  • 19
    • 3142708594 scopus 로고    scopus 로고
    • Quadrature direct digital frequency synthesizer using interpolation based angle rotation
    • Y. Song and B. Kim, 2004. "Quadrature direct digital frequency synthesizer using interpolation based angle rotation". IEEE Transaction on Very Large-Scale Integr. (VLSI) Systems, vol. 12, no. 7, pp. 701-710.
    • (2004) IEEE Transaction on Very Large-Scale Integr. (VLSI) Systems , vol.12 , Issue.7 , pp. 701-710
    • Song, Y.1    Kim, B.2
  • 20
    • 0035456355 scopus 로고    scopus 로고
    • A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation
    • A.M. Sodagar and G.R. Lahiji, 2001. "A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation". IEEE Transaction on Circuits ans Systems II. vol. 48, no. 9, pp. 850-857.
    • (2001) IEEE Transaction on Circuits ans Systems II , vol.48 , Issue.9 , pp. 850-857
    • Sodagar, A.M.1    Lahiji, G.R.2
  • 22
    • 67249161382 scopus 로고    scopus 로고
    • Efficient wireless Digital Up Converters design using system generator
    • International conference on Signal Processing, ICSP
    • W. Wang, Z. Yifang and Y. Yang, 2006."Efficient wireless Digital Up Converters design using system generator". International conference on Signal Processing, ICSP, pp 443-446
    • (2006) , pp. 443-446
    • Wang, W.1    Yifang, Z.2    Yang, Y.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.