Statistical analysis of second order differential power analysis

IEEE Transactions on Computers

Volumn 58, Issue 6, 2009, Pages 799-811

  Prouff, Emmanuel ^a   Rivain, Matthieu ^a,b   Bévan, Régis ^c  

^a OBERTHUR TECHNOLOGIES   (France)

^b UNIVERSITY OF LUXEMBOURG   (Luxembourg)

^c NAGRA ^*  (France)

Author keywords

Cryptographic implementations; Embedded systems security; Higher order differential power analysis; Side channel analysis

Indexed keywords

ABSOLUTE DIFFERENCE; COMBINING TECHNIQUES; CORRELATION COEFFICIENT; CRYPTOGRAPHIC IMPLEMENTATIONS; DIFFERENTIAL POWER ANALYSIS; DPA ATTACKS; FIRST ORDER; FORMAL DESCRIPTION; GAUSSIAN NOISE; HAMMING WEIGHTS; HARDWARE COUNTERMEASURES; HIGHER ORDER; HIGHER ORDER DIFFERENTIAL POWER ANALYSIS; KNOW-HOW; LEAKAGE SIGNALS; MASKING COUNTERMEASURE; SECOND ORDERS; SIDE CHANNEL ATTACK; SIDE-CHANNEL ANALYSIS; SOFTWARE IMPLEMENTATION; STATISTICAL ANALYSIS;

SIGNAL ANALYSIS;

EMBEDDED SYSTEMS;

EID: 66049085129     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2009.15     Document Type: Article

References (26)

1. P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Advances in Cryptology - Proc. Int'l Crytology Conf. (CRYPTO '99 , M. Wiener, ed., pp. 388-397, 1999.
2. S. Chari, J. Rao, and P. Rohatgi, "Template Attacks," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2002 , B. Kaliski, Jr., C,. Koc,, and C. Paar, eds., pp. 13-29, 2002.
3. W. Schindler, K. Lemke, and C. Paar, "A Stochastic Model for Differential Side Channel Cryptanalysis," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2005), J. Rao and B. Sunar, eds., pp. 30-46, 2005.
4. C. Archambeau, E. Peeters, F.-X. Standaert, and J.-J. Quisquater, "Template Attacks in Principal Subspaces," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2006), L. Goubin and M. Matsui, eds., pp. 1-14, 2006.
5. S. Chari, C. Jutla, J. Rao, and P. Rohatgi, "Towards Sound Approaches to Counteract Power-Analysis Attacks," Advances in Cryptology-Proc. Int'l Crytology Conf. (CRYPTO '99), M. Wiener, ed., pp. 398-412, 1999.
6. L. Goubin and J. Patarin, "DES and Differential Power Analysis - The Duplication Method," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '99), Ç. Koc, and C. Paar, eds., pp. 158-172, 1999.
7. K. Schramm and C. Paar, "Higher Order Masking of the AES," Topics in Cryptology - Proc. Cryptographers' Track (CT)-RSA Conf. 2006, pp. 208-225, 2006.
8. J.-S. Coron, E. Prouff, and M. Rivain, "Side Channel Cryptanalysis of a Higher Order Masking," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2007), P. Paillier and I. Verbauwhede, eds., pp. 28-44, 2007,
9. T. Messerges, "Securing the AES Finalists Against Power Analysis Attacks," Proc. Int'l Conf. Fast Software Encryption (FSE 2000 , B. Schneier, ed., pp. 150-164, 2000.
10. M.-L. Akkar and C. Giraud, "An Implementation of DES and AES, Secure against Some Attacks," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2001), Ç. Koç, D. Naccache, and C. Paar, eds., pp. 309-318, 2001.
11. T. Messerges, "Using Second Order Power Analysis to Attack DPA Resistant Software," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2000), Ç. Koç and C. Paar, eds., pp. 238-251, 2000.
12. J. Waddle and D. Wagner, "Toward Efficient Second Order Power Analysis," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2004), M. Joye and J.-J. Quisquater, eds., pp. 1-15, 2004.
13. M. Joye, P. Paillier, and B. Schoenmakers, "On Second Order Differential Power Analysis," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2005), J. Rao and B. Sunar, eds., pp. 293-308, 2005.
14. E. Peeters, F.-X. Standaert, N. Donckers, and J.-J. Quisquater, "Improving Higher-Order Side Channel Attacks with FPGA Expermiments," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES 2005), J. Rao and B. Sunar, eds., pp. 309-321, 2005.
15. F.-X. Standaert, E. Peeters, and J.-J. Quisquater, "On the Masking Countermeasure and Higher-Order Power Analysis Attacks," Proc. Int'l Conf. Information Technology: Coding and Computing (ITCC '05), vol. I, pp. 562-567, 2005.
16. E. Oswald, S. Mangard, C. Herbst, and S. Tillich, "Practical Second Order DPA Attacks for Masked Smart Card Implementations of Block Ciphers," Topics in Cryptology - Proc. Cryptographers' Track (CT)-RSA Conf. 2006, pp. 192-207, 2006.
17. E. Brier, C. Clavier, and F. Olivier, "Correlation Power Analysis with a Leakage Model," Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '04), M. Joye and J.-J. Quisquater, eds., pp. 16-29, 2004.
18. S. Mangard, "Hardware Countermeasures against DPA - A Statistical Analysis of Their Effectiveness," Topics in Cryptology - Proc. Cryptographers' Track (CT)-RSA Conf. 2004, T. Okamoto, ed., pp. 222-235, 2004.
19. S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks - Revealing the Secrets of Smartcards. Springer, 2007.
20. F.-X. Standaert, E. Peeters, G. Rouvroy, and J.-J. Quisquater, "An Overview of Power Analysis Attacks against Field Programmable Gate Arrays," Proc. IEEE, vol. 94, no. 2, pp. 383-394, Feb. 2006.
21. E. Oswald and S. Mangard, "Template Attacks on Masking-Resistance is Futile," Topics in Cryptology - Proc. Cryptographers' Track (CT -RSA 2007 Conf., M. Abe, ed., pp. 562-567, 2007.
22. D. Knuth, The Art of Computer Programming, third ed., vol. 1. Addison Wesley, 1997,
23. Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '04), M. Joye and J.-J. Quisquater, eds., 2004.
24. Advances in Cryptology - Proc. Int'l Crytology Conf. (CRYPTO '99), M. Wiener, ed., 1999.
25. Topics in Cryptology - Proc. Cryptographers' Track (CT)-RSA Conf. 2006, 2006.
26. Proc. Int'l Workshop Cryptographic Hardware and Embedded Systems (CHES '05), J. Rao and B. Sunar, eds., 2005.