On the masking countermeasure and higher-order power analysis attacks

International Conference on Information Technology: Coding and Computing, ITCC

Volumn 1, Issue , 2005, Pages 562-567

  Standaert, François Xavier ^a   Peeters, Eric ^a   Quisquater, Jean Jacques ^a  

^a Microelectronics Laboratory   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; ENERGY UTILIZATION; MATHEMATICAL MODELS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SMART CARDS;

8-BIT PROCESSORS; HIGHER-ORDER POWER ANALYSIS ATTACK; MASKING; POWER TRACES;

COMPUTER CRIME;

EID: 24744434942     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/itcc.2005.213     Document Type: Conference Paper

References (21)

1. M.L. Akkar, C. Giraud, An Implementation of DES and AES Secure againts Some Attacks, in the proceedings of CHES 2001, Lecture Notes in Computer Sciences, vol 2162, pp 309-318, Paris, France, May 2001, Springer-Verlag.
2. R. Anderson, E. Biham, L. Knudsen, Serpent: A Flexible Block Cipher With Maximum Assurance, in the proceedings of The First Advanced Encryption Standard Candidate Conference, Ventura, California, USA, August 1998.
3. P. Barreto, V. Rijmen, The KHAZAD Legacy-Level Block Cipher, Submission to NESSIE project, available from http://www.cosic.esat.kuleuven.ac.be/nessie/.
4. E. Brier, C. Clavier, F. Olivier, Correlation Power Analysis with a Leakage Model, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 16-29, Boston, USA, August 2004.
5. S. Chari C. Jutla, J. Rao, P. Rohatgi, Towards Sound Approaches to Counteract Power-Analysis Attacks, in the proceedings of Crypto 1999, Lecture Notes in Computer Science, vol 1666, pp 398-412, Santa Barbara, California, USA, August 1999, Springer-Verlag.
6. K. Gaj, P. Chodowiec, Fast Implementation and fair Comparison of the Final Candidates for the Advanced Encryption Standard using Field Programmable Gate Arrays, in the proceedings of the RSA Security Conference - Cryptographer's Track, San Francisco, CA, April 8-12, 2001, pp. 84-99.
7. L. Goubin, J. Patarin, DES and Differential Power Analysis, in the proceedings of CHES 1999, Lecture Notes in Computer Science, vol 1717, pp 158-172, Worcester, Massachussets, USA, August 1999, Springer-Verlag.
8. P. Kocher, J. Jaffe, B. Jun, Differential Power Analysis, in the proceedings of CRYPTO 99, Lecture Notes in Computer Science, vol 1666, pp 398-412, Santa Barbara, USA, August 1999, Springer-Verlag.
9. S.Mangard, Why the Masking of CMOS Gates Does Not Prevent DPA Attacks?, to appear in the proceedings of CT-RSA 05.
10. T.S. Messerges, E.A. Dabbish, R.H. Sloan, Examining Smart-Card Security under the Threat of Power Analysis Attacks, IEEE Transactions on Computers, vol 51, num 5, pp 541-552, May 2002.
11. T.S. Messerges, Using Second-Order Power Analysis to Attack DPA Resistant Software, in the proceedings of CHES 2000, Lecture Notes in Computer Sciences, vol 1965, pp 71-77, Worcester, Massachusetts, USA, August 2000, Springer-Verlag.
12. National Bureau of Standards, FIPS PUB 46, The Data Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce, Jan 1977.
13. National Bureau of Standards, FIPS 197, Advanced Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce. November 2001.
14. S.B. Ors, F. Gurkaynak, E. Oswald, B. Preneel Power-Analysis Attack on an ASIC AES implementation, in the proceedings of ITCC 2004, Las Vegas, April 5-7 2004.
15. E. Oswald, S. Mangard, N. Pramstaller, Secure and Efficient Masking of AES - A Mission Impossible?, IACR e-print archive 2004/134, http://eprint.iacr. org. 2004.
16. J.M. Rabaey, Digital Integrated Circuits, Prentice Hall International, 1996.
17. G.Rouvroy, F.-X.Standaert, J.-J.Quisquater, J.-D.Legat, Design Strategies and Modifed Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES, in the proceedings of FPL 2003, Lecture Notes in Computer Science, vol 2778, pp 181-193, Lisbon, Portugal, September 2003, Springer-Verlag.
18. rd NESSIE Workshop, Munich, Germany, November 2002.
19. F.-X. Standaert, S.B. Ors, B. Preneel, Power Analysis of an FPGA Implementation of Rijndael: is Pipelining a DPA Countermeasure?, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 30-44, Boston, USA, August 2004.
20. J. Waddle, D. Wagner, Towards Efficient Second-Order Power Analysis, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 1-15, Boston, USA, August 2004.
21. Xilinx: Spartan 2.5V Field Programmable Gate Arrays Data Sheet, http://www.xilinx.com.