Improved higher-order side-channel attacks with FPGA experiments

Lecture Notes in Computer Science

Volumn 3659, Issue , 2005, Pages 309-323

  Peeters, Eric ^a   Standaert, François Xavier ^a   Donckers, Nicolas ^a   Quisquater, Jean Jacques ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

Block cipher; Cryptographic devices; DPA; FPGA; High order power analysis; Masking countermeasure; Side channel analysis

Indexed keywords

CRYPTOGRAPHY; NUMBER THEORY; SECURITY OF DATA; STATISTICAL METHODS;

BLOCK CIPHER; CRYPTOGRAPHIC DEVICES; DPA; HIGH-ORDER POWER ANALYSIS; MASKING COUNTERMEASURE; SIDE-CHANNEL ANALYSIS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 27244438087     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11545262_23     Document Type: Conference Paper

References (25)

1. M.L. Akkar, C. Giraud, An Implementation of DES and AES Secure againts Some Attacks, in the proceedings of CHES 2001, Lecture Notes in Computer Sciences, vol 2162, pp 309-318, Paris, France, May 2001, Springer-Verlag.
2. D. Agrawal, J.R. Rao, P. Rohatgi Multi-channel Attacks, in the proceedings of CHES 2003, Lecture Notes in Computer Sciences, vol 2779, pp 2-16, Cologne, Germany, September 2003, Springer-Verlag.
3. R. Anderson, E. Biham, L. Knudsen, Serpent: A Flexible Block Cipher With Maximum Assurance, in the proceedings of The First Advanced Encryption Standard Candidate Conference, Ventura, California, USA, August 1998.
4. P. Barreto, V. Rijmen, The KHAZAD Legacy-Level Block Cipher, Submission to NESSIE project, available from http://www.cosic.esat.kuleuven.ac.be/nessie/.
5. E. Brier, C. Clavier, F. Olivier, Correlation Power Analysis with a Leakage Model, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 16-29, Boston, USA, August 2004.
6. S. Chari C. Jutla, J. Rao, P. Rohatgi, Towards Sound Approaches to Counteract Power-Analysis Attacks, in the proceedings of Crypto 1999, Lecture Notes in Computer Science, vol 1666, pp 398-412, Santa Barbara, California, USA, August 1999, Springer-Verlag.
7. L. Goubin, J. Patarin, DES and Differential Power Analysis, in the proceedings of CHES 1999, Lecture Notes in Computer Science, vol 1717, pp 158-172, Worcester, Massachussets, USA, August 1999, Springer-Verlag.
8. C. Karlof, D. Wagner, Hidden Markov Model Cryptanalysis, in the proceedings of CHES 2003, Lecture Notes in Computer Sciences, vol 2779, pp 17-30, Cologne, Germany, September 2003, Springer-Verlag.
9. P. Kocher, J. Jaffe, B. Jun, Differential Power Analysis, in the proceedings of CRYPTO 99, Lecture Notes in Computer Science, vol 1666, pp 398-412, Santa Barbara, USA, August 1999, Springer-Verlag.
10. S.Mangard, Side-Channel Leakage of Masked CMOS Gates, in the proceedings of CT-RSA 05, Lecture Notes in Computer Science, vol 3376, pp 351-365, San Fransisco, CA, USA, February 2005.
11. G. J. McLachlan and D. Peel, Finite Mixture Models. John Willey and Sons, New York, NY, 2000.
12. T.S. Messerges, E.A. Dabbish, R.H. Sloan, Examining Smart-Card Security under the Threat of Power Analysis Attacks, IEEE Transactions on Computers, vol 51, num 5, pp 541-552, May 2002.
13. T.S. Messerges, Using Second-Order Power Analysis to Attack DPA Resistant Software, in the proceedings of CHES 2000, Lecture Notes in Computer Sciences, vol 1965, pp 71-77, Worcester, Massachusetts, USA, August 2000, Springer-Verlag.
14. National Bureau of Standards, FIPS PUB 46, The Data Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce, Jan 1977.
15. National Bureau of Standards, FIPS 197, Advanced Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce, November 2001.
16. S.B. Ors, F. Gurkaynak, E. Oswald, B. Preneel Power-Analysis Attack on an ASIC AES implementation, in the proceedings of ITCC 2004, Las Vegas, April 5-7 2004.
17. E. Oswald, S. Mangard, N. Pramstaller, Secure and Efficient Masking of AES - A Mission Impossible?, IACR e-print archive 2004/134, http://eprint.iacr. org, 2004.
18. E. Oswald, S. Mangard, N. Pramstaller, V. Rijmen, A Side-Channel Analysis Description of the AES S-box, in the proceedings of FSE 2005.
19. J.M. Rabaey, Digital Integrated Circuits, Prentice Hall International, 1996.
20. F.-X. Standaert, S.B. Ors, B. Preneel, Power Analysis of an FPGA Implementation of Rijndael: is Pipelining a DPA Countermeasure?, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 30-44, Boston, USA, August 2004.
21. F.-X. Standart, E. Peeters, J.-J. Quisquater, On the Masking Countermeasure and Higher-Order Power Analysis Attacks, in the proceedings of ITCC 2005 (vol 1), pp 562-567, Las Vegas, USA, April 2005.
22. F.-X. Standart, E. Peeters, G. Rouvroy, J.-J. Quisquater, Power Analysis Attacks and Countermeasures of Field Programmable Gate Arrays: a Survey, to appear in the Proceedings of the IEEE, special issue on Cryptographic Hardware and Embedded Systems, August 2005.
23. L. Trailovic, L.Y. Pao, Variance Estimation and Ranking of Gaussian Mixture Distributions in Target Tracking Applications, in the proceedings of the IEEE Conference on Decision and Control, pp 2195-2201, Las Vegas, NV, December 2002.
24. J. Waddle, D. Wagner, Towards Efficient Second-Order Power Analysis, in the proceedings of CHES 2004, Lecture Notes in Computer Science, vol 3156, pp 1-15, Boston, USA, August 2004.
25. Xilinx: Spartan 2.5V Field Programmable Gate Arrays Data Sheet, http://www.xilinx.com.