A CMOS Up-conversion mixer with wide if bandwidth for 60-GHz applications

2009 9th Topical Meeting on Silicon Monolithic Integrated Circuits in RF System, SiRF'09 - Digest of Papers

Volumn , Issue , 2009, Pages 172-175

  Chen, Min Chiao ^a   Chen, Huan Sheng ^a   Yan, Tzu Chao ^a   Kuo, Chien Nan ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

IF bandwidth; Millimeter wave circuits; Transceiver; Up conversion mixer

Indexed keywords

1DB COMPRESSION POINT; CONVERSION GAIN; DIFFERENTIAL SIGNAL; DIRECT UP-CONVERSION; IF BANDWIDTH; INJECTION LOCKED; INTERMEDIATE FREQUENCIES; LOCAL OSCILLATOR SIGNALS; MEASURED RESULTS; MILLIMETER-WAVE CIRCUITS; ON CHIPS; SINGLE-ENDED SIGNALS; STANDARD CMOS TECHNOLOGY; THIRD-ORDER INTERCEPT POINT; UP-CONVERSION MIXER; UP-CONVERSION MIXERS;

BANDWIDTH; BICMOS TECHNOLOGY; CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MILLIMETER WAVE DEVICES; MILLIMETER WAVES; MIXER CIRCUITS; MIXERS (MACHINERY); MIXING; SIGNAL GENERATORS; TRANSCEIVERS;

BANDWIDTH COMPRESSION;

EID: 65949108382     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMIC.2009.4770527     Document Type: Conference Paper

References (8)

1. S. K. Reynolds, et al., "A silicon 60-GHz receiver and transmitter chipset for broadband communications," IEEE J. Solid-State Circuits, vol.41, no. 12, pp. 2820-2831, Dec. 2006.
2. S. E. Gunnarsson, et al., "60 GHz single-chip front-end MMICs and systems for multi-Gb/s wireless communication," IEEE J. Solid-State Circuits, vol.42, no. 5, pp. 1143-1157, May. 2007.
3. N. Yasutake, et al., "A hp22 nm node low operating power (LOP) technology with sub-10 nm gate length planar bulk CMOS devices," in VLSI Technology Symp. Dig. Tech. Papers, Jun. 2004, pp. 84-85.
4. C. H. Doan, et al., "Design considerations for 60 GHz CMOS radios," IEEE Communications Magazine, vol.42, no. 12, pp. 132-140, Dec. 2004.
5. M.-C. Chen and C-Y. Wu, "Design and analysis of CMOS subharmonic injection-locked frequency triplers," IEEE Trans. Microw. Theory Tech., vol.56, no. 8, pp. 1869- 1878, Aug. 2008.
6. A. Verma, et al., "A low-power up-conversion CMOS mixer for 22-29-GHz ultra-wideband applications," IEEE Trans. Microw. Theory Tech., vol.54, no. 8, pp. 3295-3300, Aug. 2006.
7. [7] I. C. H. Lai, et al., "50GHz double-balanced up-conversion mixer using CMOS 90-nm process," in Proc. of IEEE Int. Circuits and Systems Symp., May 2007, pp. 2542-2545. (Pubitemid 47449065)
8. F. Zhang, et al., "60 GHz double-balanced up-conversion mixer on 130 nm CMOS technology," Electronic Letters, vol.44, issue 10, pp. 633-634, May 2008.