-
1
-
-
35348841447
-
Continuous in-situ die stress measurements during thermal cycling accelerated life testing
-
DOI 10.1109/ECTC.2007.373991, 4250077, Proceedings - 57th Electronic Components and Technology Conference 2007, ECTC '07
-
M.K. Rahim, J. Roberts, J.C. Suhling, R.C. Jaeger, P. Lall, "Continuous In-Situ Die Stress Measurements with different During Thermal Cycling Accelerated Life Testing, " in Proc. Electronic Components and Technology Conference, pp. 1478-1489, 2007. (Pubitemid 47577224)
-
(2007)
Proceedings - Electronic Components and Technology Conference
, pp. 1478-1489
-
-
Rahim, M.K.1
Roberts, J.2
Suhling, J.C.3
Jaeger, R.C.4
Lall, P.5
-
2
-
-
32244433946
-
"Piezo-FET stress sensor arrays for wire bonding characterization,"
-
M. Doelle, C. Peters, P. Ruther, O. Paul, "Piezo-FET Stress Sensor Arrays for Wire Bonding Characterization," IEEE Journal of Microelectroements mechanical Systems., vol. 15, no. 1, pp. 24-31, 2005.
-
(2005)
IEEE Journal of Microelectroements Mechanical Systems.
, vol.15
, Issue.1
, pp. 24-31
-
-
Doelle, M.1
Peters, C.2
Ruther, P.3
Paul, O.4
-
3
-
-
65949119447
-
"Flip-chip packaging technology for enabling 45nm products,"
-
S. Agraharam, N. Deshpande, J. Jackson, C R. Mahajan, R. Manepalli, M. Pang, N. Patel, P. Stover, R. Tanikella, P. Tiwari, V. Wakharkar, "Flip-Chip Packaging Technology for Enabling 45nm Products," Intel Technology Journal, vol. 12, no. 2, pp. 145-156, 2008.
-
(2008)
Intel Technology Journal
, vol.12
, Issue.2
, pp. 145-156
-
-
Agraharam, S.1
Deshpande, N.2
Jackson, J.3
Mahajan, R.4
Manepalli, R.5
Pang, M.6
Patel, N.7
Stover, P.8
Tanikella, R.9
Tiwari, P.10
Wakharkar, V.11
-
4
-
-
50249176423
-
"A review of first level interconnect modeling methodology,"
-
Petaling Jaya, Malaysia
-
R.R. Dimagiba, S. Ganapathysubramanian, M. Modi, "A Review of First Level Interconnect Modeling Methodology," in Proc. Electronics Manufacturing and Technology, Petaling Jaya, Malaysia, pp. 529- 533, 2007.
-
(2007)
in Proc. Electronics Manufacturing and Technology
, pp. 529-533
-
-
Dimagiba, R.R.1
Ganapathysubramanian, S.2
Modi, M.3
-
5
-
-
0028374987
-
"Errors associated with the design, calibration and application of piezoresistive stress sensors in (100) silicon,"
-
Part B
-
R.C. Jaeger, J.C. Suhling, R. Ramani, "Errors Associated with the Design, Calibration and Application of Piezoresistive Stress Sensors in (100) Silicon," IEEE Transaction on Components, Packaging, and Manufacturing Technology - Part B, vol. 17, no. 1, pp. 97-107, 1994.
-
(1994)
IEEE Transaction on Components, Packaging, and Manufacturing Technology
, vol.17
, Issue.1
, pp. 97-107
-
-
Jaeger, R.C.1
Suhling, J.C.2
Ramani, R.3
-
6
-
-
27544506409
-
"Multidimensional CMOS In-plane stress sensor,"
-
J. Bartholomeyczik, S. Brugger, P. Ruther, O. Paul, " Multidimensional CMOS In-Plane Stress Sensor," IEEE Sensors Journal, vol. 5, no. 5, pp. 872-882, 2005.
-
(2005)
IEEE Sensors Journal
, vol.5
, Issue.5
, pp. 872-882
-
-
Bartholomeyczik, J.1
Brugger, S.2
Ruther, P.3
Paul, O.4
-
7
-
-
0026219178
-
Piezoresistive stress sensors for structural analysis of electronic packages
-
D.A. Bittle, J.C. Suhling, R.E. Beaty, R.C. Jaeger, R.W. Johnson, "Piezoresistive Stress Sensors for Structural Analysis of Electronic Packages," Journal of Electronic Packaging, vol. 113, no. 3, pp. 203-215, 1991. (Pubitemid 21707486)
-
(1991)
Journal of Electronic Packaging, Transactions of the ASME
, vol.113
, Issue.3
, pp. 203-215
-
-
Bittle, D.A.1
Suhling, J.C.2
Beaty, R.E.3
Jaeger, R.C.4
-
8
-
-
33846693940
-
"Piezoresistance effect in Germanium and Silicon,"
-
C.S. Smith, "Piezoresistance Effect in Germanium and Silicon," Physical Review, vol. 94, no. 1, pp. 42-49, 1954.
-
(1954)
Physical Review
, vol.94
, Issue.1
, pp. 42-49
-
-
Smith, C.S.1
|