A cosimulation methodology for HW/SW validation and performance estimation

ACM Transactions on Design Automation of Electronic Systems

Volumn 14, Issue 2, 2009, Pages

  Fummi, Franco ^a   Loghi, Mirko ^b   Poncino, Massimo ^b   Pravadelli, Graziano ^a  

^a UNIVERSITY OF VERONA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

Embedded Systems; HW SW co simulation; HW SW validation

Indexed keywords

COMMUNICATION MECHANISMS; COSIMULATION; DEBUGGER; FURTHER DEVELOPMENT; HW/SW CO-SIMULATION; HW/SW VALIDATION; INSTRUCTION SET SIMULATORS; OPERATING SYSTEMS; PERFORMANCE ESTIMATION; REMOTE DEBUGGING; SIMULATION KERNEL; SYSTEM LEVELS; SYSTEMC; TIME SYNCHRONIZATION;

COMMUNICATION; COMPUTER OPERATING SYSTEMS; SIMULATORS; STRATEGIC PLANNING;

EMBEDDED SYSTEMS;

EID: 65849438669     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1497561.1497566     Document Type: Article

References (27)

1. BACIVAROV I., YOO, S., AND JERRAYA, A. 2002. Timed HW-SW cosimulation using native execution of OS and application SW. In Proceedings of IEEE International High-Level Design Validation and Test Workshop. 51-56.
2. BALARIN, F., CHIODO, M., GIUSTO, P., HSIEH, H., JURECSKA, A., LAVAGNO, L., PASSERONE, C., SANGIOVANNI-VINCENTELLI, A., SENTOVICH, E., SUZUKI, K., AND TABBARA, B. 1997. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer, Amsterdam.
3. BENINI, L., BERTOZZI, D., BRUNI, D., DRAGO, N., FUMMI, F., AND PONCINO, M. 2003. Systemc cosimulation and emulation of multi-processor SoC designs. IEEE Computer 36, 4, 53-59.
4. BUCK, J., HA, S., LEE, E., AND MESSERSCHMITT, D. 1994. Ptolemy: A framework for simulating and prototyping heterogeneous systems. Int. J. Comput. Simulation 4, 2, 155-182.
5. COSTE, P., HESSEL, F., MARREC, P. L., SUGAR, Z., ROMDHANI, M., SUESCUN, R., ZERGAINOH, N., AND JERRAYA, A. 1999. Multilanguage design of heterogeneous systems. In Proceedings of IEEE International Workshop on Hardware-Software Codesign. 54-58.
6. DE MICHELI, D., ERNST, R., AND WOLF, W. EDS. 2001. Readings in Hardware/Software Co-design, Morgan Kaufmann, 2001
7. DRÓTOS, D. μCSim: Software Simulator for Microcontrollers. http://mazsola.iit.uni-miskolc.hu/~drdani/embedded/s51/.eCos. http://sources.redhat.com/ecos/.
8. FUMMI, F., MARTINI, S., PERBELLINI, G., AND PONCINO, M. 2004. Native ISS-SystemC integration for the cosimulation of multi-processors SoC. In Proceedings of the IEEE Conference on Design Automation and Test in Europe. 564-569.
9. GHOSH, A., BERSHTEYN, M., CASLEY, R., CHIEN, C., LIPSIE, A. J. M., TARRODAYCHIK, D., AND YAMAMOTO, O. 1995. A hardware-software co-simulator for embedded system design and debugging. In Proceedings of IEEE Asian and South Pacific Design Automation Conference. 155-164.
10. GNU project web server. http://www.gnu.org/software/.
11. KIM, D., RHEE, C.-E., YI, Y., KIM, S., JUNG, H., AND HA, S. 2002. Virtual synchronization for fast distributed cosimulation of dataflow task graphs. In Proceedings of the IEEE International Symposium on System Synthesis. 174-179.
12. LAHIRI, K., RAGHUNATHAN, A., LAKSHMINARAYANA, G., AND DEY, S. 2000. Communication architecture tuners: a methodology for the design of high-performance communication architectures for system-on-chips. In Proceedings of ACM/IEEE Design Automation Conference. 513-518.
13. LIEM, C., NACABAL, F., VALDERRAMA, C., PAULIN, P., AND JERRAYA, A. 1997. System-on-chip cosimulation and compilation. IEEE Design and Test of Comput. 14, 2, 16-25.
14. Liu, J., LAJOLO, M., AND SANGIOVANNI-VINCENTELLI, A. 1998. Software timing analysis using HW/SW cosimulation and instruction set simulator. In Proceedings of the IEEE International Workshop on Hardware/Software Co-design. 65-69.
15. Mentor Graphics Inc. http://www.mentor.com/seamless.
16. MICROELECTRONICS, S. LIS3LV02DQ MEMS Inertial sensor. Rev. 1.0.
17. MOUSSA, I., GRELLIER, T., AND NGUYEN, G. 2003. Exploring SW performance using SoC transaction-level modelling. In Proceedings of the IEEE Conference on Design Automation and Test in Europe. 120-125.
18. MUHR, H., HOLLER, R., AND HORAUER, M. 2006. A heterogeneous hardware-software cosimulation environment using user mode linux and clock suppression. In Proceedings of the 2nd IEEE/ASME International Conference. 1-6.
19. PATEL, H., MATHAIKUTTY, D., BERNER, D., AND SHUKLA, S. 2006. CARH: Service-oriented architecture for validating system-level designs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 25, 8, 1458-1474. Psim User Guide and Reference Manual. http://sources.redhat.com/psim/manual/. (Pubitemid 44144031)
20. SEMERIA, L. AND GHOSH, A. 2000. Methodology for hardware/software co-verification in C/C++. In Proceedings of IEEE Asian and South Pacific Design Automation Conference. 405-408.
21. SUNG, W. AND HA, S. 1998. Optimized timed hardware software cosimulation without roll-back. In Proceedings of the IEEE conference on Design Automation and Test in Europe. 945-946.
22. SYNOPSYS INC. http://www.synopsys.com/products. Ultimodule. http://www.ultimodule.com.
23. VALDERRAMA, C., NACABAL, F., PAULIN, P., AND JERRAYA, A. 1998. Automatic VHDL-C interface generation for distributed cosimulation: Application to large design examples. Design Autom. Embed. Syst. 3, 2/3, 199-217. (Pubitemid 128517615)
24. YI, Y., KIM, D., AND HA, S. 2003. Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation. In Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. 1-6.
25. YOO, S., BACIVAROV, I., BOUCHHIMA, A., PAVIOT, Y., AND JERRAYA, A. 2003. Building fast and accurate SW simulation models based on hardware abstraction layer and simulation environment abstraction layer. In Proceedings of the IEEE Conference on Design Automation and Test in Europe. 550-555.
26. YOO, S. AND CHOI, K. 1997. Optimistic timed HW-SW cosimulation. In Proceedings of the Asia-Pacific Conference on Hardware Description Language. 39-42.
27. Yoo, S., NICOLESCU, G., GAUTHIER, L., AND JERRAYA, A. 2001. Fast timed cosimulation of HW/SW implementation of embedded multiprocessor SoC communication. In Proceedings of IEEE International Workshop on High Level Design Validation and Test. 79-82.