-
1
-
-
46049102044
-
Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires
-
K. H. Yeo et al., "Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires," IEDM Tech., pp.539-542, 2006.
-
(2006)
IEDM Tech
, pp. 539-542
-
-
Yeo, K.H.1
-
2
-
-
33847734326
-
High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : Fabrication on bulk si wafer, characteristics, and reliability
-
S. D. Suk et al., "High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability," IEDM Tech, pp.717-720, 2005.
-
(2005)
IEDM Tech
, pp. 717-720
-
-
Suk, S.D.1
-
3
-
-
2442474275
-
Modeling of Nanoscale Gate-All-Around MOSFETs
-
May
-
D. Jimenez et al., "Modeling of Nanoscale Gate-All-Around MOSFETs," IEEE Electron Device Lett, vol. 25, no. 5, pp. 314-316, May 2004.
-
(2004)
IEEE Electron Device Lett
, vol.25
, Issue.5
, pp. 314-316
-
-
Jimenez, D.1
-
4
-
-
54249086200
-
Simultaneous Extraction of Locations and Energies of Two Independent Traps in Gate Oxide From Four-Level Random Telegraph Signal Noise
-
S. Yang, H. Lee and H. Shin, "Simultaneous Extraction of Locations and Energies of Two Independent Traps in Gate Oxide From Four-Level Random Telegraph Signal Noise," JJAP, vol. 47, no. 4, pp. 2606-2609, 2008.
-
(2008)
JJAP
, vol.47
, Issue.4
, pp. 2606-2609
-
-
Yang, S.1
Lee, H.2
Shin, H.3
-
5
-
-
33748479471
-
Random Telegraph Signal Noise in Gate-All-Around Si-FinFET With Ultranarrow Body
-
Sep
-
Y. F. Lim et al., "Random Telegraph Signal Noise in Gate-All-Around Si-FinFET With Ultranarrow Body," IEEE Electron Device Lett, vol. 27, no. 9, pp. 765-768, Sep. 2006.
-
(2006)
IEEE Electron Device Lett
, vol.27
, Issue.9
, pp. 765-768
-
-
Lim, Y.F.1
-
6
-
-
0025383482
-
Random telegraph noise of deep-submicrometer MOSFETs
-
Feb
-
K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "Random telegraph noise of deep-submicrometer MOSFETs," IEEE Electron Device Lett, vol. 11, no. 2, pp. 90-92, Feb. 1990.
-
(1990)
IEEE Electron Device Lett
, vol.11
, Issue.2
, pp. 90-92
-
-
Hung, K.K.1
Ko, P.K.2
Hu, C.3
Cheng, Y.C.4
-
7
-
-
64549092078
-
-
J. H. Lee, S. Y. Kim, I. Cho, S. Hwang and J. H. Lee, 1/f Noise Characteristics of Sub-100 nm MOS Transistors, JSTS, 6, no. 1, 2006. [8] H. S. Jeon et al., Nanoscale Floating-Gate Characteristics of Colloidal Au Nanoparticles Electrostatically Assembled on Si Nanowire Split-Gate Transistors, JSTS, 6, no. 2, 2006.
-
J. H. Lee, S. Y. Kim, I. Cho, S. Hwang and J. H. Lee, "1/f Noise Characteristics of Sub-100 nm MOS Transistors," JSTS, vol.6, no. 1, 2006. [8] H. S. Jeon et al., "Nanoscale Floating-Gate Characteristics of Colloidal Au Nanoparticles Electrostatically Assembled on Si Nanowire Split-Gate Transistors," JSTS, vol.6, no. 2, 2006.
-
-
-
|