Silicon spike-based synaptic array and address-event transceiver

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2004, Pages

  Vogelstein, R Jacob ^a   Mallik, Udayan ^b   Cauwenberghs, Gert ^b  

^a Johns Hopkins University   (United States)

^b Johns Hopkins University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS-EVENT TRANSCEIVERS; CURRENT FLUX; SPIKING NEURONS;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MODULATION; NETWORK PROTOCOLS; NEUROLOGY; SEMICONDUCTING SILICON; THRESHOLD VOLTAGE; TRANSISTORS;

TRANSCEIVERS;

EID: 4344651002     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. C. Mead, Analog VLSI and Neural Systems, Addison-Wesley, Reading, MA, 1989.
2. T.S. Lande, Ed., Neuromorphic Systems Engineering - Neural Networks in Silicon, Kluwer Academic, Norwell, MA, 1998.
3. C. Koch and H. Li, Eds., Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits, IEEE Computer Press, 1995.
4. A. van Schaik, E. Fragniere, and E. Vittoz, "Improved silicon cochlea using compatible lateral bipolar transistors," in Adv. Neural Info. Proc. Sys. 8, D.S. Touretzky, M.C. Mozer, and M.E. Hasselmo, Eds., pp. 671-677. MIT Press, Cambridge, MA, 1996.
5. M. Mahowald, An analog VLSI system for stereoscopic vision, Kluwer Academic Publishers, Boston, MA, 1994.
6. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Trans. Circ. Sys.-II, vol. 47, no. 5, pp. 416-434, 2000.
7. C. M. Higgins and C. Koch, "Multi-chip neuromorphic motion processing," in Proc. 20th Ann. Conf. Adv. Res. VLSI, D. S. Wills and S. P. DeWeerth, Eds., Los Alamitos, CA, 1999, pp. 309-323, IEEE Computer Society.
8. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbrück, and R. Douglas, "Orientation-selective aVLSI spiking neurons," in Adv. Neural Info. Proc. Sys. 14, T. G. Dietterich, S. Becker, and Z. Ghahramani, Eds. MIT Press, Cambridge, MA, 2002.
9. N. Kumar, W. Himmelbauer, G. Cauwenberghs, and A. Andreou, "An analog VLSI chip with asynchronous interface for auditory feature extraction," IEEE Trans. Circ. Sys.-II, vol. 45, no. 5, pp. 600-606, 1998.
10. G. Indiveri, A. M. Whatley, and J. Kramer, "A reconfigurable neuromorphic VLSI multi-chip system applied to visual motion computation," Proc. MicroNeuro'99, Apr. 1999.
11. D. H. Goldberg, G. Cauwenberghs, and A. G. Andreou, "Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons," Neural Networks, vol. 14, no. 6-7, pp. 781-793, 2001.
12. M. Mahowald and R. Douglas, "A silicon neuron," Nature, vol. 354, pp. 515-518, 1991.
13. R. J. Vogelstein, F. Tenore, R. Philipp, M. S. Adlerstein, D. H. Goldberg, and G. Cauwenberghs, "Spike timing-dependent plasticity in the address domain," in Adv. Neural Info. Proc. Sys. 15, S. Becker, S. Thrun, and K. Obermayer, Eds. MIT Press, Cambridge, MA, 2003.
14. P. Hafliger and M. Mahowald, "Spike based normalizing Hebbian learning in an analog VLSI artificial neuron," in Learning On Silicon, G. Cauwenberghs and M. A. Bayoumi, Eds., pp. 131-142. Kluwer Academic, Norwell, MA, 1999.