A low-power ternary CAM with positive-feedback match-line sense amplifiers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 3, 2009, Pages 566-573

  Mohan, Nitin ^a   Fung, Wilson ^a   Wright, Derek ^b   Sachdev, Manoj ^c  

^a ADVANCED MICRO DEVICES   (United States)

^b UNIVERSITY OF TORONTO   (Canada)

^c UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Associative memories; Content addressable memory; Feedback circuits; Match line sense amplifiers (MLSAs)

Indexed keywords

ASSOCIATIVE PROCESSING; ASSOCIATIVE STORAGE; FEEDBACK AMPLIFIERS; LOGIC GATES; TABLE LOOKUP; TERNARY CONTENT ADRESSABLE MEMORY;

ASSOCIATIVE MEMORY; CMOS TECHNOLOGY; CONVENTIONAL CURRENTS; FEEDBACK CIRCUITS; FEEDBACK TECHNIQUES; HIGH POWER CONSUMPTION; SENSE AMPLIFIER; TERNARY CONTENT ADDRESSABLE MEMORY;

FEEDBACK;

EID: 63449121595     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2002551     Document Type: Article

References (10)

1. J. G. Delgado-Frias, J. Nyathi, and S. B. Tatapudi, "Decoupled dynamic ternary content addressable memories," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 52, no. 10, pp. 2139-2147, Oct. 2005.
2. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
3. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1958-1966, Nov. 2003.
4. N. Mohan, W. Fung, D. Wright, and M. Sachdev, "Match line sense amplifiers with positive feedback for low-power content addressable memories," in Proc. IEEE CICC, San Jose, CA, Sep. 11-13, 2006, pp. 297-300.
5. C. Zukowski and S. Wang, "Use of selective precharge for low-power CAMs," in Proc. IEEE ISCAS, Jun. 9-12, 1997, pp. 745-770.
6. K. Pagiamtzis and A. Sheikholeslami, "A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1512-1519, Sep. 2004.
7. R. Panigrahy and S. Sharma, "Reducing TCAM power consumption and increasing throughput," in Proc. IEEE Symp. High Perform. Interconnects, 2002, pp. 107-112.
8. G. Kasai, Y. Takarabe, K. Furumi, and M. Yoneda, "200 MHz/200 MSPS 3.2 W at 1.5 V Vdd, 9.4 Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme," in Proc. IEEE CICC, Sep. 2003, pp. 387-390.
9. V. C. Ravikumar, R. N. Mahapatra, and L. N. Bhuyan, "EaseCAM: An energy and storage efficient TCAM-based router architecture for IP lookup," IEEE Trans. Comput., vol. 54, no. 5, pp. 521-533, May 2005.
10. I. Arsovski, "Circuits for high-density low-power content addressable memories," M.S. thesis, Univ. Toronto, Toronto, ON, Canada, 2003.