Noise analysis for comparator-based circuits

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 3, 2009, Pages 541-553

  Sepke, Todd ^a   Holloway, Peter ^b   Sodini, Charles G ^c   Lee, Hae Seung ^c  

^a MARVELL SEMICONDUCTOR INC   (United States)

^b NATIONAL SEMICONDUCTOR CORPORATION   (United States)

^c USA   (United States)

Author keywords

Comparator based switched capacitor circuits (CBSCs); Comparators; Noise analysis; Switched capacitor circuits; Zero crossing based circuits (ZCBCs)

Indexed keywords

COMPARATOR CIRCUITS; COMPARATORS (OPTICAL); ELECTRIC NETWORK ANALYSIS; OPERATIONAL AMPLIFIERS; SPURIOUS SIGNAL NOISE; TIMING CIRCUITS;

ANALYSIS TECHNIQUES; APPROPRIATE DESIGNS; NOISE ANALYSIS; PIPELINE ANALOG-TO-DIGITAL CONVERTERS; SWITCHED -CAPACITOR CIRCUITS; SWITCHED CAPACITOR; THRESHOLD DETECTION; ZERO-CROSSINGS;

ANALOG TO DIGITAL CONVERSION;

EID: 63449097269     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2002547     Document Type: Article

References (31)

1. T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled CMOS technologies," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Paper, Feb. 2006, pp. 812-821.
2. J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H.-S. Lee, "Comparator based switched capacitor circuits for scaled CMOS technologies," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2658-2668, Dec. 2006.
3. L. Brooks and H.-S. Lee, "A zero-crossing-based 8-bit 200 MS/s pipelined ADC," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2677-2687, Dec. 2007.
4. A. Chowand H.-S. Lee, "Transient noise analysis for comparator-based switched-capacitor circuits," in Proc. IEEE ISCAS, May 2007, pp. 953-956.
5. C. A. Gobet, "Spectral distribution of a sampled 1st-order lowpass filtered white noise," Electron. Lett., vol. 17, no. 19, pp. 720-721, Sep. 1981.
6. J. H. Fischer, "Noise sources and calculation techniques for switched capacitor filters," IEEE J. Solid-State Circuits, vol. SSC-17, no. 4, pp. 742-752, Aug. 1982.
7. C. Enz, "Analysis of low-frequency noise reduction by autozero technique," Electron. Lett., vol. 20, no. 23, pp. 959-960, Nov. 1984.
8. H. M. Wey and W. Guggenbuehl, "Noise transfer characteristics of a correlated double sampling circuit," IEEE Trans. Circuits Syst., vol. CAS-33, no. 10, pp. 1028-1030, Oct. 1986.
9. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing, ser. Wiley Series on Filters: Design, Manufacturing, and Applications. Hoboken, NJ: Wiley, 1986.
10. A. Papoulis, Probability, Random Variables, and Stochastic Processes 3rd ed. New York: McGraw-Hill, 1991, ch. 10 and 11.
11. A. Leon-Garcia, Probability and Random Processes for Electrical Engineering, 2nd ed. Reading, MA: Addison-Wesley, 1994, ch. 6 and 7.
12. K. K. Thornber, "Theory of noise in charge-transfer devices," Bell Syst. Tech. J., vol. 53, no. 7, pp. 1211-1262, Sep. 1974.
13. H. Tian, B. Fowler, and A. E. Gamal, "Analysis of temporal noise in CMOS photodiode active pixel sensor," IEEE J. Solid-State Circuits vol. 36, no. 1, pp. 92-101, Jan. 2001.
14. G. Xu and J. Yaun, "Performance analysis of general charge sampling," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 2, pp. 107-111, Feb. 2005.
15. A. A. Abidi and R. G. Meyer, "Noise in relaxation oscillators," IEEE J. Solid-State Circuits, vol. SSC-18, no. 6, pp. 794-802, Dec. 1983.
16. L. R. Carley and T. Mukherjee, "High-speed low-power integrating CMOS sample-and-hold amplifier architecture," in Proc. IEEE Custom Integr. Circuits Conf., 1995, pp. 543-546.
17. G. Xu and J. Yuan, "Comparison of charge sampling and voltage sampling," in Proc. 43rd IEEE Midwest Symp. Circuits Syst., Aug. 2000, pp. 440-443.
18. S. Kaworten, T. Riley, and J. Kostamovanra, "A low noise quadrature subsampling mixer," in Proc. IEEE Int. Symp. Circuits Syst., 2001, pp. 790-793.
19. S. Karvonen, T. A. D. Riley, and J. Kostamovaara, "A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 2, pp. 292-304, Feb. 2005.
20. K. Muhammad and R. B. Staszewski, "Direct RF sampling mixer with recursive filtering in charge domain," in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 577-580.
21. A. A. Abidi, "Phase noise and jitter in CMOS ring oscillators," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803-1816, Aug. 2006.
22. M. S. Keshner, "Renewal process and diffusion models of 1/f noise," Ph.D., MIT, Cambridge, MA, 1979.
23. α power law noise generation," Proc. IEEE vol. 83, no. 5, pp. 802-827, May 1995.
24. J. Phillips and K. Kundert, "Noise in mixers, oscillators, samplers, and logic: An introduction to cyclostationary noise," in Proc. IEEE Custom Integr. Circuits Conf., 2000, pp. 431-438.
25. B. J. McCarroll, C. G. Sodini, and H.-S. Lee, "A high-speed CMOS comparator for use in an ADC," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 159-165, Feb. 1988.
26. T. Sepke, "Comparator design and analysis for comparator-based switched-capacitor circuits," Ph.D., MIT, Cambridge, MA, 2006.
27. B. Ginetti and P. G. A. J. Vandemeulebroecke, "A CMOS 13-b cyclic RSD A/D converter," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 957-965, Jul. 1992.
28. H.-S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 509-515, Apr. 1994.
29. J. K. Fiorenza, "A comparator-based switched capacitor pipelined analog-to-digital converter," Ph.D., MIT, Cambridge, MA, 2007.
30. S. Christensson, I. Lundstroem, and C. Svensson, "Low frequency noise in MOS transistors-I Theory," Solid State Electron., vol. 11, no. 9, pp. 797-797, Sep. 1968.
31. A. van der Ziel, "Dependence of flicker noise in MOSFETs on geometry," Solid State Electron., vol. 20, no. 3, pp. 267-267, Mar. 1977.