Optimus: Efficient realization of streaming applications on FPGAs

Embedded Systems Week 2008 - Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08

Volumn , Issue , 2008, Pages 41-50

  Hormati, Amir ^a   Kudlur, Manjunath ^a   Mahlke, Scott ^a   Bacon, David ^b   Rabbah, Rodric ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Compiler; Embedded system; FPGA; Heterogeneous; Optimization; Streaming

Indexed keywords

AREA REQUIREMENTS; COMPILER; COMPLEX APPLICATIONS; EMBEDDED PROCESSORS; FPGA; FUNCTIONAL REQUIREMENTS; HANDEL-C; HARDWARE DESCRIPTION LANGUAGES; HARDWARE DESIGNS; HARDWARE IMPLEMENTATIONS; HETEROGENEOUS; OPTIMUS; SEMANTIC GAPS; SOFTWARE DEVELOPERS; STREAMING; STREAMING APPLICATIONS;

APPLICATIONS; BENCHMARKING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; HIGH LEVEL LANGUAGES; INFORMATION THEORY; INTEGRATED CIRCUITS; LINGUISTICS; MACROS; OPTIMIZATION; PROGRAM COMPILERS; QUERY LANGUAGES;

EMBEDDED SYSTEMS;

EID: 63349092007     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450095.1450105     Document Type: Conference Paper

References (27)

1. AMD torrenza architecture, 2008. http://enterprise.amd.com/us-en/AMD- Business/Technology-Home/Torrenza.aspx.
2. Intel quickassist technology, 2008. http://www.intel.com/technology/ platforms/quickassist/index.htm.
3. K. Bondalapati et al. DEFACTO: A design environment for adaptive computing technology. In Proc. RAW, pages 570-578, Apr. 1999.
4. I. Buck et al. Brook for GPUs: Stream computing on graphics hardware. ACM Trans. Gr., 23(3):777-786, Aug. 2004.
5. Celoxica. Handel-C language overview, 1996. http://www.celoxica.com.
6. M. Chen, X. Li, R. Lian, J. Lin, L. Liu, T. Liu, and R. Ju. Shangri-la: Achieving high performance from compiled network applications while enabling ease of programming. In Proc. '05 PLDI, pages 224-236, June 2005.
7. C. Consel et al. Spidle: A DSL approach to specifying streaming applications. In Proc. 2nd GPCE, pages 1-17, 2003.
8. M. Gokhale, J. Stone, J. Arnold, and M. Kalinowski. Stream-oriented FPGA computing in the Streams-C high level language. In Proc. 8th FCCM, pages 49-56, Apr. 2000.
9. M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In 12th ASPLOS, pages 151-162, 2006.
10. Z. Guo, B. Buyukkurt, W. Najjar, and K. Vissers. Optimized generation of data-path from c codes for fpgas. In Proc. 2005 DATE, pages 112-117, Washington, DC, USA, 2005. IEEE Computer Society.
11. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau. SPARK: A high-level synthesis framework for applying parallelizing compiler transformations. In Proc. 16th Intl. Conf. on VLSI Design, pages 461-466, Jan. 2003.
12. J. R. Hauser and J. Wawrzynek. GARP: A MIPS processor with a reconfigurable coprocessor. In Proc. 5th FCCM, pages 12-21, Apr. 1997.
13. Impulse-CoDeveloper. http://www.impulsec.com/.
14. M. Kudlur and S. Mahlke. Orchestrating the execution of stream programs on multicore platforms. In Proc. '08 PLDI, pages 114-124, June 2008.
15. E. Lee and D. Messerschmitt. Synchronous data flow. Proc. IEEE, 75(9):1235-1245, 1987.
16. W. Mark, R. Glanville, K. Akeley, and J. Kilgard. Cg: A system for programming graphics hardware in a C-like language. In Proc. 30th SIGGRAPH, pages 893-907, July 2003.
17. O. Mencer, H. Hubert, M. Morf, and M. J. Flynn. Stream: Object-oriented programming of stream architectures using pam-blox. In Proc. 10th FPL, pages 595-604, London, UK, 2000. Springer-Verlag.
18. Mentor. Catapult C. http://www.mentor.com/products/esl/high-level- synthesis/catapult-synthesis/.
19. W. A. Najjar, W. Bohm, B. A. Draper, J. Hammes, R. Rinker, J. R. Beveridge, M. Chawathe, and C. Ross. High-level language abstraction for reconfigurable computing. IEEE Computer, 36(8):63-69, 2003.
20. J. Nickolls and I. Buck. NVIDIA CUDA software and GPU parallel computing architecture. May 2007.
21. S. Sirowy, G. Stitt, and F. Vahid. C is for circuits: capturing fpga circuits as sequential code for portability. In Proc. 16th FPGA, pages 117-126, New York, NY, USA, 2008. ACM.
22. SystemC-Consortuim. SystemC language overview, 2000. http://www.systemc. org.
23. M. Taylor et al. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proc. 31st ISCA, pages 2-13, June 2004.
24. W. Thies, M. Karczmarek, and S. P. Amarasinghe. Stream It: A language for streaming applications. In Proc. 02 CC, pages 179-196, 2002.
25. Trimaran. An infrastructure for research in ILP, 2000. http://www.trimaran.org/.
26. Xilinx. Virtex-4 data sheets, 2004. http://www.xilinx.com/support/ documentation/virtex-4.htm.
27. D. Zhang, Z. Li, H. Song, and L. Liu. A programming model for an embedded media processing architecture. volume 3553 of Lecture Notes in Computer Science, pages 251-261, July 2005.