Automatic generation of RF compact models from device simulation

2002 International Conference on Modeling and Simulation of Microsystems - MSM 2002

Volumn , Issue , 2002, Pages 702-709

  Luryi, S ^a   Pacelli, A ^a  

^a Stony Brook University   (United States)

Author keywords

Compact models; Device simulation; Interconnects; RF; Self heating

Indexed keywords

COMPACT MODELS; DEVICE SIMULATION; INTERCONNECTS; RADIO FREQUENCY (RF); SELF HEATING;

CARRIER CONCENTRATION; COMPUTER SIMULATION; FERMI LEVEL; HEATING; MATHEMATICAL MODELS; PROBLEM SOLVING; SEMICONDUCTOR DEVICES; TOPOLOGY;

MOSFET DEVICES;

EID: 6344270308     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. S. Luryi, "Development of RF equivalent circuit models from physics-based device models", in Future Trends in Microelectronics, S. Luryi, J. Xu, and A. Zaslavsky, Eds., pp. 463-466. John Wiley and Sons, 1999.
2. C. T. Sah, 'The equivalent circuit model in solid-state electronics - III. Conduction and displacement currents", Solid State Electron., vol. 13, pp. 1547-1575, 1970.
3. J. G. Linvill, "Lumped models of transistors and diodes", Proc. IRE, vol. 46, pp. 1141-1152, June 1958.
4. A. Pacelli, M. Mastrapasqua, and S. Luryi, "Generation of equivalent circuits from physics-based device simulation", IEEE Trans. Computer Aided Design of Integrated Circuits, vol. 19, pp. 1241-1250, Nov. 2000.
5. M. R. Pinto, "Simulation of ULSI device effects", in VLSI Science Technology, 1991, vol. 91-11, pp. 43-51.
6. J. J. H. van den Biesen, "Modelling the inductive behavior of short-base p - n junction diodes at high forward bias", Solid State Electron., vol. 33, pp. 1471-1476, 1990.
7. S. E. Laux and K. Hess, "Revisiting the analytic theory of p-n junction impedance: Improvements guided by computer simulation leading to a new equivalent circuit", IEEE Trans. Electron Devices, vol. 46, pp. 396-412, Feb. 1999.
8. J. J. H. van den Biesen, "A simple regional analysis of transit times in bipolar transistors", Solid State Electron., vol. 29, pp. 529-534, 1986.
9. W. H. Kao, C.-Y. Lo, M. Basel, and R. Singh, "Parasitic extraction: Current state of the art and future trends", Proc. IEEE, vol. 89, pp. 729-739, 2001.
10. A. E. Ruehli, "Equivalent circuit models for three-dimensional multiconductor systems", IEEE Trans. Microwave Theory and Techniques, vol. 22, pp. 216-221, Mar. 1974.
11. R. M. Fox, S.-G. Lee, and D. T. Zweidinger, "The effects of BJT self-heating on circuit behavior", IEEE J. Solid-State Circuits, vol. 28, pp. 678-685, June 1993.
12. B. M. Tenbroek, M. S. L. Lee, W. Redman-White, R. J. T. Bunyam, and M. J. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS", IEEE J. of Solid-state Circuits, vol. 33, pp. 1037-1046, July 1998.
13. K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu, "On thermal effects in deep sub-micron VLSI interconnects", in Proc. Design Automation Conference, 1999, pp. 885-891.
14. K. Fukahori and P. R. Gray, "Computer simulation of integrated circuits in the presence of electrothermal interactions", IEEE J. Solid-State Circuits, vol. 11, pp. 834-846, Dec. 1976.
15. S. Luryi and M. Pinto, "Broken symmetry and the formation of hot-electron domains in real-space transfer transistors", Phys. Rev. Lett., vol. 67, pp. 2351-2354, 1991.
16. S. Luryi and M. Pinto, "Symmetry of the real-space transfer and collector-controlled states in charge injection transistors", Semicond. Sci. Tech., vol. 7, pp. B520-B526, 1992.
17. C. T. Sah, "The equivalent circuit model in solid-state electronics-Part I: The single energy level defect centers", Proc. IEEE, vol. 55, pp. 654-671, May 1967.
18. F. Filicori, G. Vannini, and V. A. Monaco, "A nonlinear integral model of electron devices for HB circuit analysis", IEEE Trans. Microwave Theory and Techniques, vol. 40, pp. 1456-1465, July 1992.
19. B. R. Chawla, H. K. Gummel, and P. Kozak, "MOTIS - an MOS timing simulator", IEEE Trans. Circuits and Systems, vol. 22, pp. 901-910, Dec. 1975.
20. T. Shima, "Table lookup MOSFET capacitance model for short-channel devices", IEEE Trans. Computer-Aided Design of Integrated Circuits, vol. 5, pp. 624-632, Oct. 1986.
21. A. Rofougaran and A. A. Abidi, "A table lookup FET model for accurate analog circuit simulation", IEEE Trans. Computer-Aided Design of Integrated Circuits, vol. 12, pp. 324-335, Feb. 1993.
22. D. E. Root, "Measurement-based mathematical active device modeling for high-frequency circuit simulation", IEICE Trans. Electronics, vol. E82-C, pp. 924-936, June 1999.