Simulation and embedded software development for anton, a parallel machine with heterogeneous multicore ASICs

Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008

Volumn , Issue , 2008, Pages 125-130

  Grossman, J P ^a   Young, Cliff ^a   Bank, Joseph A ^a   Mackenzie, Kenneth ^a   Lerardi, Douglas J ^a   Salmon, John K ^a   Dror, Ron O ^a   Shaw, David E ^a  

^a D E SHAW RESEARCH   (United States)

Author keywords

Anton; Embedded software; Simulation; Special purpose hardware

Indexed keywords

ABSTRACTING; APPLICATION SPECIFIC INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; HARDWARE; INTEGRATED CIRCUITS; SIMULATORS; SOFTWARE DESIGN;

ANTON; ARCHITECTURAL SIMULATORS; EMBEDDED CORES; EMBEDDED SOFTWARE DEVELOPMENT; HARDWARE ABSTRACTION LAYERS; HARDWARE SOFTWARE CO DESIGNS; HARDWARE SOFTWARE CO SIMULATIONS; HETEROGENEOUS MULTI CORES; MASSIVELY PARALLEL SYSTEMS; MIXED-LEVEL SIMULATIONS; PARALLEL MACHINES; SIMULATION; SIMULATION TIME; SOFTWARE SOURCE CODES; SPECIAL-PURPOSE HARDWARE; TIGHTLY-COUPLED;

EMBEDDED SOFTWARE;

EID: 63349106093     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450135.1450165     Document Type: Conference Paper

References (21)

1. th International Symposium on Microarchitecture (MICRO-37), Portland, Oregon, Dec. 4-8, 2004, 55-66.
2. S. Dwarkadas, J. R. Jump and J. B. Sinclair. Execution-driven simulation of multiprocessors: address and timing analysis. ACM Trans. on Modeling and Computer Simulation, 4(4), Oct. 1994, 314-338.
3. L. Gao, S. Kraemer, R. Leupers, G. Ascheid and H. Meyr. A fast and generic hybrid simulation approach using C virtual machine. International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES '07), Salzburg, Austria, Oct. 2007, 3-12.
4. P. Gerin, S. Yoo, G. Nicolescu and A. A. Jerraya. Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures. 2007 Asia and South Pacific Design Automation Conference (ASP-DAC '01), Yokohama, Japan, Jan. 30-Feb. 2, 2001, 63-68.
5. D. Keppel. Tools and techniques for building fast portable threads packages. Technical Report UWCSE 93-05-06. University of Washington Dept. of Computer Science and Engineering, 1993.
6. S. Kraemer, L. Gao, J. Weinstock, R. Leupers, G. Ascheid and H. Meyr. HySim: a fast simulation framework for embedded software development. International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS '07), Salzburg, Austria, Sept. 30-Oct. 5, 2007, 75-80.
7. th International Symposium on High-Performance Computer Architecture (HPCA-14), Salt Lake City, UT, Feb. 16-20, 2008, 343-354.
8. th International Symposium on High-Performance Computer Architecture (HPCA-14), Salt Lake City, UT, Feb. 16-20, 2008, 331-342.
9. W. S. Mong and J. Zhu. DynamoSim: a trace-based dynamically compiled instruction set simulator. 2004 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '04), Washington, D.C., Nov. 7-11, 2004, 131-136.
10. th Conference on Design Automation (DAC '04), New Orleans, LA, June 10-14, 2002, 22-27.
11. th Conference on Design Automation (DAC '03), Anaheim, CA, June 2-6, 2003, 758-763.
12. M. Rosenblum, S. A. Herrod, E. Witchel and A. Gupta. Complete computer system simulation: the SimOS approach. IEEE Parallel & Distributed Technology: Systems & Applications, 3(4), Winter 1995, 34-43.
13. th International Symposium on Computer Architecture (ISCA '07), San Diego, CA, June 9-13, 2007, 1-12.
14. P. K. Szwed, D. Marques, R. M. Buels, S. A. McKee and M. Schulz. SimSnap: fast-forwarding via native execution and application-level checkpointing. Eighth Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT '04), Madrid, Spain, Feb. 15, 2004, 65-74.
15. Tensilica, Inc. http://www.tensilica.com.
16. Tensilica, Inc. Xtensa XTMP. http://www.tensilica.com/products/sw-xtmp- xtsc.htm
17. J. E. Veenstra and R. Fowler. MINT: a front end for efficient simulations of shared-memory multiprocessors. Second International Workshop on Modeling, Analysis, and Simulation on Computer and Telecommunication Systems (MASCOTS '94), Durham, NC, Jan. 31-Feb. 2, 1994, 201-207.
18. E. Witchel and E. Rosenblum. Embra: fast and flexible machine simulation. ACM SIGMETRICS '96: Conference on Measurement and Modeling of Computer Systems, Philadelphia, PA, May 23-26, 1996, 68-79.
19. th International Symposium on Computer Architecture (ISCA '03), San Diego, CA, June 2003, 84-95.
20. J. Zhu and D. D. Gajski. A Retargetable, ultra-fast instruction set simulator. Design, Automation and Test in Europe Conference and Exhibition (DATE '99), Munich, Germany, March 9-12, 1999, 298-302.
21. V. Živojnović, S. Tjiang and J. Meyr. Compiled simulation of programmable DSP architectures. 1995 IEEE Workshop on VLSI Signal Processing, Sakai, Japan, 1995, 27-35.