DynamoSim: A trace-based dynamically compiled instruction set simulator

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 131-136

  Mong, Wai Sum ^a   Zhu, Jianwen ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE-COMPILED SIMULATIONS; DYNAMIC COMPILERS; HYBRID SIMULATIONS; SET SIMULATORS;

ALGORITHMS; BINARY SEQUENCES; CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DECODING; EMBEDDED SYSTEMS; PROGRAM INTERPRETERS; PROGRAM TRANSLATORS;

PROGRAM COMPILERS;

EID: 16244397071     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382557     Document Type: Conference Paper

References (27)

1. J. Rowson, "Hardware/software co-simulation," in Proceeding of the Design Automation Conference (DAC), 1994.
2. SimpleSclar LLC, http://www.simplescalar.com.
3. V. Zivojnvic, S. Tjiang, and H. Meyr, "Compiled simulation of programmable DSP architectures," in Proceedings of the 1995 IEEE Workshop on VLSI Signal Processing, Sakai, Japan, 1995.
4. J. Zhu and D.D. Gajski, "A retargetable, ultra-fast instruction set simulator," in Proceedings of the Design Automation and Test Conference in Europe (DATE), Munich, Germany, March 1999.
5. R. F. Cmelik and D. Keppel, "Shade: A fast instruction-set simulator for execution profiling," in Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, May 1994.
6. E. Witchel and M. Rosenblum, "Embra: Fast and flexible machine simulation," in Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, May 1996.
7. E. Schnarr and J. Larus, "Fast out-of-order processor simulation using memorization," in Proceeding of the International Conference on Architectural Support for Programming Lanuages and Operating Systems (ASPLOS), San Jose, California, October 1998.
8. A. Nohl, G. Braun, O. Schilebusch, R. Leupers, H. Meyr, and A. Hoffmann, "A universal technique for fast and flexible instruction-set architecture simulation," in Proceeding of the Design Automation Conference (DAC), June 2002.
9. M. Reshadi, P. Mishra, and Nikil Dutt, "Instruction set compiled simulation: A technique for fast and flexible instruction set simulation," in Proceeding of the Design Automation Conference (DAC), Anaheim, CA, June 2003.
10. S. Sutarwala, P. Paulin, and Y. Kumar, "Insulin: An instruction set simulation environment," in Proceedings of CHDL-93, Ottawa, Canada, 1993.
11. W. Geurts, D. Lanneer, G. Goossens, and et al., "Design of dsp systems with CHESS/CHECKERS," in Handouts of the 2nd Int. Workshop on Code Generation for Embedded Processors, Leuvan/Belgium, 1996.
12. M. Hartoog, J. Rowson, P. Reddy, and et al., "Generation of software tools from processor descriptions for hardware/software codesign," in Proceeding of the Design Automation Conference (DAC), 1997.
13. A. Fauth, "Beyond tool-specific machine descriptions," in Code Generation for Embedded Processors. 1997, Kluwer Academic Publishers.
14. G. Hadjiyiannis, S. Hanono, and S. Devadas, "Isdl: an instruction set description language for retargetability," in Proceeding of the Design Automation Conference (DAC), Anaheim, CA, June 1997.
15. M. Hartoog, J. A. Rowson, P. D. Reddy, S. Desai, D. D. Dunlop, E. A. Harcourt, and N. Khulla, "Generation of software tools from processor descriptions for hardware/software codesign," in Proceeding of the Design Automation Conference (DAC), Anaheim, CA, June 1997.
16. W. S. Mong and J. Zhu, "A retargetable micro-architecture simulator," in Proceeding of the Design Automation Conference (DAC), Anaheim, June 2003.
17. K. Andrews and D. Sand, "Migrating a CISC computer family onto RISC via object translation," in Proceeding of the International Conference on Architectural Support for Programming Lanuages and Operating Systems (ASPLOS), P. Marwedel, Ed., October 1992.
18. R.L. Site et al., "Binary translation," Communication of the ACM, Feberary 1993.
19. C. Cifuentes, "Partial automation of integrated reverse engineering environment of binary code," in Proceedings Third Working Conference on Reverse Engineering. November 1996, pp. 50-56, IEEE-CS Press.
20. W. F. Kao and I. J. Huang, "Instruction retargeting based on the state pair notation," in Asia Pacific Conference on Hardware Description Languages, 1997, pp. 114-120.
21. A. Ghernoff et al., "A profile-directed binary translator," IEEE Micro, pp. 56-64, March/April 1998.
22. V.C. Screedhar, M. Burke, and J.D. Choi, "A framework for interprocedural optimization in the presence of dynamic class loading," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 2000.
23. B. Grant, M. Philipose, M. Mock, C. Chambers, and S.J. Eggers, "An evaluation of staged run-time optimizations in dye," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), May 1999.
24. V. Bala, E. Duesterwald, and S. Banerjia, "Dynamo: A transparent dynamic optimization system," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 2000.
25. D. R. Engler, "VCODE: A portable, very fast dynamic code generation system," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), Philadelphia, PA, May 1996.
26. S. Chamberlain, libbfd: the Binary File Descriptor Library, Free Software Foundation, April 1991.
27. Robert F. Cmelik and D. Keppel, "Shade: A fast instruction-set simulator for execution profiling," Tech. Rep. SMLI93-12, UWCSE 93-06-06, University of Washington, 1993.