Secure, performance-oriented data management for nanoCMOS Electronics

Proceedings - 4th IEEE International Conference on eScience, eScience 2008

Volumn , Issue , 2008, Pages 87-94

  Sinnott, R O ^a   Bayliss, C ^a   Davenhall, C ^b   Harbulot, B ^c   Jones, M ^c   Millar, C ^a   Roy, G ^a   Roy, S ^a   Stewart, G ^a   Watt, J ^a   Asenov, A ^a  

^a UNIVERSITY OF GLASGOW   (United Kingdom)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

^c UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Andrew file system; Nanocmos Electronics; Performance; Security; Storage resource Broker

Indexed keywords

ANDREW FILE SYSTEM; NANOCMOS ELECTRONICS; PERFORMANCE; SECURITY; STORAGE RESOURCE BROKER;

DESIGN; FILE ORGANIZATION; METADATA; SEMICONDUCTOR DEVICE MANUFACTURE; TRANSISTORS;

ELECTRONICS INDUSTRY;

EID: 62749151093     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/eScience.2008.21     Document Type: Conference Paper

References (14)

1. G.E. Moore, Cramming more components onto integrated circuits, Electronics, Vol. 38, No. 8, April 19, 1965.
2. International Technology Roadmap for Semiconductors (ITRS), http://www.itrs.net
3. D. J. Frank and Y. Taur, Design considerations for CMOS near the limits of scaling, Solid-State Electronics, vol. 46, pp 315-320 (2002).
4. K. Takeuchi, R. Koh and T. Mogami, A study of the threshold voltage variation for ultra-small bulk and SOI CMOS, IEEE Trans. Electron Dev, vol. 48, p. 1995 (2001).
5. A. R. Brown, A. Asenov, J. R. Watling, Intrinsic Fluctuations in Sub-10 nm Double-Gate MOSFETs Introduced by Discreteness of Charge and Matter, IEEE Transaction on Nanotechnology, Vol. 1 pp. 195-200 (2002). International Technology Roadmap for Semiconductors (ITRS), http://www.itrs.net/
6. Khumakear R. at al., An enhanced 90nm High Performance technology with Strong Performance Improvement from Stress and Mobility Increase through Simple Process Changes, 2004 Symposium on VLSI Technology, Digest of Technical Papers, pp 162-163, 2004
7. Wakabayashi H., Sub 10-nm Planar-Bulk-CMOS Device using Lateral Junction Control, IEDM Tech. Digest, pp. 989-991, 2003.
8. R.O. Sinnott, A. Asenov, A. Brown, C. Millar, G. Roy, S. Roy, G. Stewart, Grid Infrastructures for the Electronics Domain: Requirements and Early Prototypes from an EPSRC Pilot Project, UK e-Science All Hands Meeting, Nottingham, UK, September 2007.
9. L. Han, R.O. Sinnott, G. Stewart, D. Berry, Towards a Grid-enabled Simulation Framework for nanoCMOS Electronics, 3rd IEEE International Conference on e-Science, Bangalore India, December 2007.
10. R.O. Sinnott, T. Doherty, D. Martin, C. Millar, G. Stewart, J. Watt, Supporting Security-oriented Collaborative nanoCMOS Electronics e-Research, International Conference on Computational Science, Krakow, Poland, June 2008.
11. R.O. Sinnott, A. Asenov, C. Bayliss, C. Davenhall, T. Doherty, B. Harbulot, M. Jones, D. Martin, C. Millar, G. Roy, S. Roy, G. Stewart, J. Watt, Integrating Security Solutions to Support nanoCMOS Electronics Research, submitted to IEEE International Symposium on Parallel and Distributed Processing Systems with Applications, Sydney Australia, December 2008.
12. Storage Resource Broker (SRB), http://www.sdsc.edu/srb/index.php
13. R. Edward, R. Zayas. Andrew File System (AFSv3) Programmer's Reference: Architectural Overview, 1991.
14. J.T. Kohl, B.C. Neuman, T.Y. T'so, The Evolution of the Kerberos Authentication System, Distributed Open Systems, pp78-94, IEEE Computer Society Press, 1994.