A millimeter-wave CMOS heterodyne receiver with on-chip LO and divider

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 2, 2008, Pages 477-485

  Razavi, Behzad ^a,b  

^a IEEE

^b University of California   (United States)

Author keywords

60 GHz transceivers; Current domain circuits; Miller divider; mm wave communication; Nested inductors; Polyphase filter; RF receivers

Indexed keywords

HETERODYNING; SIGNAL RECEIVERS;

CURRENT-DOMAIN CIRCUITS; MILLER DIVIDER; NESTED INDUCTORS;

CMOS INTEGRATED CIRCUITS;

EID: 38849209095     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.914300     Document Type: Article

References (19)

1. B. Razavi, "A 60-GHz CMOS receiver front end," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 17-22, Jan. 2006.
2. C. H. Doan et al., "A 60-GHz downconverting CMOS single-gate mixer," in RFIC Dig. Tech. Papers, 2005, pp. 163-166.
3. D. Huang et al., "A 60 GHz CMOS VCO using on-chip resonator with embedded artificial dielectric for size, loss, and noise reduction," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 314-315.
4. K. Yamamoto and M. Fujishima, "70-GHz CMOS harmonic injection-locked divider," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 600-601.
5. T. Yao et al., "60-GHz PA and LNA in 90-nm RF CMOS," in RFIC Dig. Tech. Papers, 2006, pp. 147-150.
6. B. Razavi, "A millimeter-wave CMOS heterodyne receiver with on-chip LO and divider," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 188-189.
7. H. Samavati, H. Rategh, and T. H. Lee, "A 5-GHz CMOS wireless LAN receiver front end," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765-772, May 2000.
8. B. Razavi, "A 5.2-GHz CMOS receiver with 62-dB image rejection," in Symp. VLSI Circuits Dig. Tech. Papers, 2000, pp. 34-37.
9. S.-S. Song et al., "RF modeling of an MOS varactor and MIM capacitor in 0.18-μm CMOS technology," J. Korean Physical Society, vol. 41, pp. 922-926, Dec. 2002.
10. A. Zolfaghari, A. Y. Chan, and B. Razavi, "A 2.4-GHz 34-mW CMOS transceiver for frequency-hopping and direct-sequence applications," in IEEE ISSCC Dig. Tech. Papers, 2001, pp. 418-419.
11. S. A. Sanielevici et al., "A 900-MHz transceiver chipset for two-way paging applications," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2160-2168, Dec. 1998.
12. M. Zargari et al., "A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 2239-2249, Dec. 2004.
13. B. Razavi, "A 900-MHz CMOS direct-conversion receiver," in Symp. VLSI Circuits Dig. Tech. Papers, 1997, pp. 113-114.
14. I. Vassiliou et al., "A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11 a wireless LAN," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
15. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594-601, Apr. 2004.
16. B. Razavi, "CMOS transceivers for the 60-GHz band," in RFIC Symp. Dig. Tech. Papers, 2006, pp. 231-234.
17. J. Rogers and J. Long, "A 10 Gb/s CDR/demux with LC delay line VCO in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1781-1789, Dec. 2002.
18. B. Floyd et al., "A 60-GHz receiver and transmitter chip set for broad-band communications in silicon," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 184-185.
19. S. Emami et al., "A highly-integrated 60-GHz CMOS front-end receiver," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 190-191.