Heterogeneous multi-core design for information retrieval efficiency on the vector space model

Proceedings - 5th International Conference on Fuzzy Systems and Knowledge Discovery, FSKD 2008

Volumn 5, Issue , 2008, Pages 353-357

  Chen, Tianzhou ^a   Zheng, Zhenwei ^a   Zhang, Nan ^a   Chen, Jian ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BASIC OPERATIONS; CORE DESIGNS; DATA PATTERNS; HARDWARE IMPLEMENTATIONS; INPUT DATUMS; INTELLECTUAL PROPERTIES CORES; MEMORY SYSTEMS; MULTI-CORE SYSTEMS; OVERALL EFFICIENCIES; SPEED-UP; VECTOR SPACE MODELS;

FUZZY LOGIC; FUZZY SYSTEMS; HARDWARE; INFORMATION SERVICES; SUPPORT VECTOR MACHINES; VECTORS;

INFORMATION RETRIEVAL;

EID: 58149132135     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FSKD.2008.229     Document Type: Conference Paper

References (12)

1. F. Scholer, H.E. Williams, J. Yiannis, and J. Zobel, "Compression of inverted indexes for fast query evaluation", SIGIR 2002, pp. 222-229.
2. B. Pssas, N. Ziviani, W. M. Jr., and B. Ribeiro-Neto, "Set-based model: A new approach for information retrieval", SIGIR 2002, pp. 2300-237.
3. B. Cahoon and K. S. Mckinley, "Evaluating the performance of distributed architectures for information retrieval using a variety of workloads", ACM Transactions on Information Systems, vol. 18, no. 1, 2000, pp. 1-43.
4. A. Moffat, W. Webber, and J. Zobel, "Load balancing for term-distributed parallel retrieval", SIGIR 2006, pp. 348-355.
5. G. Michael, "Chip multiprocessing and the cell broadband engine", CF 2006, pp. 1-8.
6. H. Lance, B. A. N., and O. Kunle, "A single-chip multiprocessor", Computer, vol. 30, no. 9, 1997, pp. 79-85.
7. L. Codrescu, D. Wills, and J. Meindl, "Architecture of the atlas chip-multiprocessor: dynamically parallelizing irregular applications", IEEE Tran. Comput., vol. 50, no. 1, 2001, pp. 67-82.
8. R. Kumar, K. I. Farkas, and N. P. Jouppi, "A multi-core approach to addressing the energy-complexity problem in microprocessors", Workshop on Complexity-Effective Design, 2003.
9. R. Kumar, K. I. Farkas, and N. P. Jouppi, "Processor power reduction via single-isa heterogeneous multi-core architectures", Computer Architecture Letters, vol. 2, 2003.
10. A. J. Elbirt and C. Paar, "An fpga implementation and performance evaluation of the serpent block cipher", ACM/SIGDA International Symposium on FPGAs, 2000, pp. 33-40.
11. G. Salton and M. E. Lesk, "Computer evaluation of indexing and text processing", Journal of the ACM, vol. 15, no. 1, 1968, pp. 8-36.
12. G. Salton, Automatic text processing: The transformation, analysis, and retrieval of information by computer, Addison-Wesley, Reading, MA, 1989.