An on-chip dual supply charge pump system for 45nm PD SOI eDRAM

ESSCIRC 2008 - Proceedings of the 34th European Solid-State Circuits Conference

Volumn , Issue , 2008, Pages 66-69

  Kuang, J B ^a   Mathews, A ^a   Barth, J ^b   Gebara, F ^a   Nguyen, T ^a   Schaub, J ^a   Nowka, K ^a   Carpenter, G ^a   Plass, D ^b   Nelson, E ^b   Vo, I ^a   Reohr, W ^b   Kirihata, T ^b  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IBM RESEARCH   (United States)

Author keywords

EDRAM; SOI; Switched capacitor circuits

Indexed keywords

APPLICATIONS.; CHARGE PUMPS; CLOCK CIRCUITS; DC LOADS; DUAL SUPPLIES; DUAL SUPPLY SYSTEMS; EDRAM; ON CHIPS; SOI; SWITCHED CAPACITOR CIRCUITS; SWITCHED CAPACITORS; SYSTEM SUPPORTS; TURN OFFS; WORD LINES;

CAPACITANCE; CAPACITORS; CHARGE TRANSFER; DIELECTRIC DEVICES; DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC POTENTIAL; ENERGY CONVERSION; INFORMATION RETRIEVAL SYSTEMS; ION EXCHANGE; PUMPS; VOLTAGE REGULATORS;

ELECTRIC EQUIPMENT;

EID: 58049110447     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2008.4681793     Document Type: Conference Paper

References (8)

1. J. Barth, et al, "A 500MHz random cycle, 1.5ns-latency, SOI embedded DRAM macro featuring a three-transistor sense amplifier," ISSCC Dig. Tech. Papers, pp. 486-487, 2007.
2. 2 high performance 65nm SOI based embedded DRAM for on-processor applications, in IEDM Tech. Dig., 2006.
3. Y. Nakagome, et al., "An experimental 1.5-V 64-Mb DRAM," IEEE J. Solid-States Circuits, vol. 26, no. 4, pp. 465-472, 1991.
4. T. Cho and P. Gray, "A 10-bit 20 MS/s 35 mW pipeline A/D converter," Proc. CICC, pp. 499-502, 1994.
5. P. Favrat, et al, "A high-efficiency CMOS voltage doubler," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, 1998.
6. H. Lee and P. Mok, "Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1136-1146, 2005.
7. P. Klim, et al, "A one MB cache system prototype with 2GHz embedded DRAMs in 45nm SOI CMOS," Symp. VLSI Circuits, 2007.
8. G. Uhlmann, et al., "A commercial field programmable dense eFUSE array memory with 99.999% sense yield for 45nm SOI CMOS, ISSCC Dig. Tech. Papers, 2008.