Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 5, 2005, Pages 1136-1146

  Lee, Hoi ^a,b   Mok, Philip K T ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^b The University of Texas at Dallas   (United States)

Author keywords

Break before make mechanism; Charge pump; Dc dc converter; Shoot through current; Switched capacitor power converter; Switching noise; Voltage doubler

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; INTEGRATED CIRCUITS; MOSFET DEVICES; PROM;

BREAK-BEFORE-MAKE MECHANISM; CHARGE PUMPS; DC-DC CONVERTER; SHOOT-THROUGH CURRENT; SWITCHED-CAPACITOR POWER CONVERTERS; SWITCHING NOISE; VOLTAGE DOUBLERS;

ELECTRIC CONVERTERS;

EID: 18444416788     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.845978     Document Type: Article

References (14)

1. Y. Nakagome, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishida, E. Takeda, and K. Itoh, "An experimental 1.5-V 64-Mb DRAM," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 465-472, Apr. 1991.
2. P. Favrat, P. Deval, and M. J. Declercq, "A high-efficiency CMOS voltage doubler," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, Mar. 1998.
3. D. Maksimović and S. Dhar, "Switched-capacitor dc-dc converters for low-power on-chip applications," in IEEE Proc. Power Electronics Specialists Conf., vol. 1, Aug. 1999, pp. 54-59.
4. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
5. T. Ying, W. H. Ki, and M. Chan, "Area-efficient CMOS charge pumps for LCD drivers," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1721-1725, Oct. 2003.
6. P. Larsson, "di/dt noise in CMOS integrated circuits," Analog Integral. Circuits Signal Process., vol. 14, pp. 113-129, 1997.
7. _, "Power supply noise in future IC's: A crystal ball reading," in IEEE Proc. Custom Integrated Circuits Conf., May 1999, pp. 467-474.
8. S. Sakiyama, J. Kajiwara, M. Kinoshita, K. Satomi, K. Ohtani, and A. Matsuzawa, "An on-chip high-efficiency and low-noise dc-dc converter using divided switches with current-control technique," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1999, pp. 156-157.
9. R. Senthinathan and J. L. Prince, "Simultaneous switching ground noise calculation for packaged CMOS devices," IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1724-1728, Nov. 1991.
10. T. J. Gabara, W. C. Fischer, J. Harrington, and W. W. Troutman, "Forming damped LCR parasitic circuits in simultaneously switched CMOS output buffers," IEEE J. Solid-Stale Circuits, vol. 32, no. 3, pp. 407-418, Mar. 1997.
11. S. J. Jou, S. H. Kuo, J. T. Chiu, and T. H. Lin, "Low switching noise and load-adaptive output buffer design techniques," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1239-1249, Aug. 2001.
12. J. M. Rabaey, Design Integrated Circuits: A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 1996.
13. "0.6-μm CMOS CUP Process Parameter," Austria Mikro Systeme Int. AG, Austria, Document 9933011. Revision B.
14. H. Lee and P. K. T. Mok, "Switching noise reduction techniques for switched-capacitor voltage doubler," in IEEE Proc. Custom Integrated Circuits Conf., Sep. 2003, pp. 693-696.