PWM inverters using split-wound coupled inductors

Conference Record - IAS Annual Meeting (IEEE Industry Applications Society)

Volumn , Issue , 2008, Pages

  Salmon, J ^a   Ewanchuk, J ^a   Knight, A ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; INDUCTANCE; TRANSFORMER WINDINGS;

COMMON MODE VOLTAGES; COUPLED INDUCTORS; DEAD TIMES; FUNDAMENTAL FREQUENCIES; HIGH QUALITIES; INSTANTANEOUS VOLTAGES; INVERTER LEGS; INVERTER STRUCTURES; LEAKAGE INDUCTANCES; MAGNETIZING INDUCTANCES; OVERALL QUALITIES; PHASE INVERTERS; PWM INVERTERS; PWM SIGNALS; PWM SWITCHING; PWM VOLTAGE SOURCE INVERTERS; SHORT CIRCUITS; VOLTAGE LEVELS;

WINDING;

EID: 57949091742     PISSN: 01972618     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/08IAS.2008.299     Document Type: Conference Paper

References (26)

1. K. Matsui, Y. Kawata, F. Ueda, "Application of parallel connected NPC-PWM inverters with multilevel modulation for AC motor drive," IEEE Trans. on Power Electronics, 2000, vol. 15, pp. 901-907.
2. K. Matsui, Y. Murai, M. Watenabe, M. Kaneko, F. Ueda, "A pulsewidth-modulation inverter with parallel connected transistors using current-sharing reactors," IEEE Trans. on Power Electronics, vol. 8, 1993, pp. 186-191.
3. F. Ueda, K. Matsui, M. Asao, K. Tsuboi, "Parallel-connections of pulsewidth modulated inverters using current sharing reactors', IEEE Trans. on Power Electronics, vol. 10, 1995, pp. 673-697.
4. T.P Chen, "Circulating zero-sequence current control of parallel three-phase inverters," IEE Proc. Electric Power Applications, vol. 153, no. 2, March 2006 pp.282-288
5. Z. Ye, D. Boroyevich, J. Choi, F.C. Lee,: 'Control of circulating current in two parallel three-phase boost rectifier', IEEE Trans. Power Electronics, vol. 17, 2002, pp. 609-615
6. Liu Xiaosi, Xionghi, "Research on generating and restraining of circulating current between parallel inverters," IEEE Trans. on Power Electronics, vol. 14, no. 3, 1999, pp. 16-18.
7. C. Keller, Y. Tadros, "Are paralleled IGBT modules or paralleled IGBT inverters the better choice?," IET Conf. Power Electronics and Applications, vol. 5, 1993 pp.1-6
8. J. Thunes, R. Kerkman, D. Schlegel, T. Rowan, "Current Regulator Instabilities on Parallel Voltage-Source Inverters," IEEE Trans. On Ind. Appl., vol. 35, no. 1, 1999, pp. 70-77.
9. F. Forest, T.A. Meynard, E. Labouré, V. Costan, E. Sarraute, A. Cunière, and T. Martiré, "Optimization of the Supply Voltage System in Interleaved Converters Using Intercell Transformers," IEEE Trans. on Power Electronics, vol. 22, no. 3, May 2007, pp. 934-942.
10. G. M. K. Gopakumar, P. N. Tekwani, E. Levi, "A Reduced-Switch-Count Five-Level Inverter With Common-Mode Voltage Elimination for an Open-End Winding Induction Motor Drive," IEEE Trans. on Ind. Electronics, vol. 22, no. 4, 2007, pp 2344-2351.
11. X. Kong, and A. M. Khambadkone, "Analysis and Implementation of a High Efficiency, Interleaved Current-Fed Full Bridge Converter for Fuel Cell System," IEEE Trans. on Power Elect., vol. 22, no. 2, 2007, pp. 543-550.
12. T.F. Wu; J.C. Hung; S.Y. Tseng and Y.M. Chen, "A single-stage fast regulator with PFC based on an asymmetrical half-bridge topology," IEEE Trans. on Ind. Elect., vol. 52, no. 1, 2005, pp. 139-150.
13. E. Ledezma, B. McGrath, A. Munoz, T.A Lipo, "Dual AC-drive system with a reduced switch count," IEEE Trans. on Ind. Appl., vol. 37, no. 5, 2001 pp. 1325-1333.
14. X. Longya, Y. Lurong, "Analysis of a novel stator winding structure minimizing harmonic current and torque ripple for dual six-step converter-fed high power AC machines," IEEE Trans. on Ind. Appl., vol. 31, no. 1, 1995 pp. 84-90.
15. M. Xu, J. Zhou, K. Yao, and F.C. Lee, "Small Signal Modeling of a High Bandwidth Voltage Regulator Using Coupled Inductors," IEEE Trans. on Power Electronics, vol. 22, no. 2, 2007, pp. 399-406.
16. Y. Murai, T. Watanabe, and H. Iwasaki, "Waveform distortion and correction circuit for PWM Inverters with switching lag-times," IEEE Trans. on Ind. Appl., vol. 23, 1987, pp. 881-886.
17. S.G. Jeong, B.S. Lee K.S. Kim, M.H. Park, "The analysis and compensation of dead time effects in PWM Inverter," IEEE Trans. on Ind. Electronics, vol. 6, 1991, pp. 108-114.
18. J.W. Choi and S.K. Sul, "Inverter output voltage synthesis using novel dead time compensation," IEEE Trans. on Power Electronics, vol. 11, no. 2, 1996, pp. 221-227.
19. H.S. Kim, H.T. Moon, and M.J. Young, "On-line dead time compensation method using disturbance observer," IEEE Trans. Power. Electronics, vol. 18, no. 6, Nov. 2003, pp. 1336-1345.
20. A.R Munoz T.A Lipo, "On-line dead-time compensation technique for open-loop PWM-VSI drives," IEEE Trans. on Power Electronics, vol. 14, no. 4, July 1999, pp. 683-689.
21. L. Chen and F. Zheng Peng, "Dead-Time Elimination for Voltage Source Inverters," IEEE Trans. on Power Electronics, vol. 23, no. 2, 2008, pp. 574-580.
22. A. Knight, J. Ewanchuk and J. Salmon, "Coupled Three-Phase Inductors for Interleaved Inverter Switching," IEEE INTERMAG, Conf. Proc., 2008.
23. J. Salmon, J. Ewanchuk and A. Knight, "Single Phase Multi-Level PWM Inverter Topologies using Coupled Inductors," IEEE PESC, Conf. Proc., June, 2008.
24. D.G Holmes, T.A Lipo, Pulse Width Modulation for Power Converters, Piscataway, NJ IEEE Press, 2003.
25. K. Xing, F.C. Lee, B. Borojevic, Z. Ye, 'Interleaved PWM with discontinuous space-vector modulation," IEEE Trans. Power Electronics, vol. 14, 1999, pp. 906-917.
26. J. Ewanchuk, J. Salmon, and A. Knight, "Performance of a High Speed Motor Drive System using a Novel Multi-level Inverter Topology," IEEE Ind. Appl. Soc. Ann. Meet., Conf. Proc., Oct., 2008.