Single phase multi-level PWM inverter topologies using coupled inductors

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2008, Pages 802-808

  Salmon, J ^a   Knight, A ^a   Ewanchuk, J ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED POWER GENERATION; ELECTRIC CURRENTS; ELECTRIC FAULT LOCATION; ELECTRIC INVERTERS; ELECTRIC NETWORK ANALYSIS; ELECTRIC TRANSFORMERS; ELECTROMAGNETISM; INDUCTANCE; LOW PASS FILTERS; POWER ELECTRONICS; TOPOLOGY; TRANSFORMER WINDINGS;

COUPLED INDUCTORS; DC COMPONENTS; DC CURRENTS; DC-RAIL; DEAD-TIME; HIGH FREQUENCIES; INDUCTOR WINDINGS; INVERTER STRUCTURES; LEAKAGE INDUCTANCES; LOW FREQUENCIES; MAGNETIZING INDUCTANCE; MULTI-LEVEL; PWM INVERTERS; PWM OUTPUT; PWM SWITCHING; PWM VOLTAGE SOURCE INVERTERS; SAMPLE DESIGN; SHORT CIRCUITING; SIGNAL DELAYS; SINGLE PHASING; SPLIT-WOUND; THEORETICAL ANALYSIS; VOLT AGE RANGE; VOLTAGE DROPS; VOLTAGE LEVELS;

WINDING;

EID: 52349111617     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2008.4592028     Document Type: Conference Paper

References (22)

1. K. Matsui, Y. Kawata, F. Ueda: "Application of parallel connected NPC-PWM inverters with multilevel modulation for AC motor drive', IEEE Trans. Power Electron., 2000, 15, pp. 901-907
2. S.J. Chiang, C.Y. Yen, K.T. Chang: "A multimodule paralleable series-connected PWM voltage regulator', IEEE Trans. Ind. Electron., 2001, 48, pp. 506-516
3. K. Matsui, Y. Murai, M. Watenabe, M. Kaneko, F. Ueda: "A pulsewidth-modulation inverter with parallel connected transistors using current-sharing reactors', IEEE Trans. Power Electron., 1993, 8, pp. 186-191.
4. F. Ueda, K. Matsui, M. Asao, K. Tsuboi, K.: "Parallel-connections of pulsewidth modulated inverters using current sharing reactors', IEEE Trans. on Power Electron., 1995, 6, pp. 673-697.
5. Liu Xiaosi, Xionghi, "Research on generating and restraining of circulating current between parallel inverters," IEEE, Trans on Power Electronics, no. 33 no. 3, 1999, pp. 16-18
6. T.P. Chen, "Circulating zero-sequence current control of parallel three-phase inverters," IEE Proc.-Electr. Power Appl., Vol. 153, No. 2, March 2006, pp. 282-288.
7. Z. Ye, D. Boroyevich, J. Choi, F.C. Lee,: 'Control of circulating current in two parallel three-phase boost rectifier', IEEE Trans. Power Electron., 2002, 17, pp. 609-615
8. J. Thunes, R. Kerkman, D. Schlegel, T. Rowan, IEEE, "Current Regulator Instabilities on Parallel Voltage-Source Inverters", IEEE Trans. On Ind. Appl., vol. 35, no. 1, 1999, pp. 70-77.
9. G. M. K. Gopakumar, P. N. Tekwani, E. Levi, "A Reduced-Switch-Count Five-Level Inverter With Common-Mode Voltage Elimination for an Open-End Winding Induction Motor Drive," IEEE Trans. On Ind. Elect.s, vol. 54, no. 4, 2007, pp 2344-2351.
10. F. Forest, T.A. Meynard, E. Labouré, V. Costan, E. Sarraute, A. Cunière, and T. Martiré, "Optimization of the Supply Voltage System in Interleaved Converters Using Intercell Transformers," IEEE Trans. on Power Elect., vol. 22, No. 3, May 2007, pp. 934-942.
11. X. Kong, and A. M. Khambadkone, "Analysis and Implementation of a High Efficiency, Interleaved Current-Fed Full Bridge Converter for Fuel Cell System," IEEE Trans. on Power Elect., vol. 22, No. 2, Mch 2007, pp. 543-550.
12. P.W. Lee, Y.S. Lee, D.K.W. Cheng, and X.C. Liu, "Steady-State Analysis of an Interleaved Boost Converter with Coupled Inductors," IEEE Trans. on Ind. Elect., vol. 47, no. 4, Aug. 2000, pp. 787-795.
13. H.B. Shin, J.G. Park, S.K. Chung, H.W. Lee and T.A. Lipo, "Generalised steady-state analysis of multiphase interleaved boost converter with coupled inductors," IEE Proc. Elect. Power Appl., vol. 152, Issue 3, 2005, pp. 584 - 594.
14. O. Garcia, P. Zumel, A. de Castro and A. Cobos, "Automotive DC-DC Bidirectional Converter Made With Many Interleaved Buck Stages," IEEE Trans. on Power Elect., vol. 21, no. 3, May. 2006, pp. 578-586.
15. K. Yao, Y. Qiu, M. Xu, and F.C. Lee, "A Novel Winding-Coupled Buck Converter for High-Frequency, High-Step-Down DC-DC Conversion," IEEE Trans. on Power Elect., vol. 20, no. 5, May. 2006, pp. 1017-1024.
16. T.F. Wu; J.C. Hung; S.Y. Tseng and Y.M. Chen, "A single-stage fast regulator with PFC based on an asymmetrical half-bridge to-pology," IEEE Trans. on Ind. Elect., vol. 52, Issue 1, 2005, pp. 139-150.
17. M. Xu, J. Zhou, K. Yao, and F.C. Lee, "Small Signal Modeling of a High Bandwidth Voltage Regulator Using Coupled Inductors," IEEE Trans. on Power Elect., Vol. 22, no. 2, Mch 2007, pp. 399-406.
18. K. Xing, F.C. Lee, B. Borojevic, Z. Ye.: 'Interleaved PWM with discontinuous space-vector modulation', IEEE Trans. Power Electron., 1999, 14, pp. 906-917
19. Y. Murai, T. Watanabe, and H. Iwasaki, "Waveform distortion and correction circuit for PWM Inverters with switching lag-times," IEEE Trans. Ind. Appl., vol. 23, 1987, pp. 881-886.
20. S.G. Jeong, B.S. Lee K.S. Kim, M.H. Park: "The analysis and compensation of dead time effects in PWM Inv IEEE Trans. Ind. Elect., 1991, 38 (2): pp. 108-114.
21. J.W. Choi and S.K. Sul, "Inverter output voltage synthesis using novel dead time compensation," IEEE Trans. Power Elect., vol. 11, no. 2, 1996, pp. 221-227.
22. H.S. Kim, H.T. Moon, and M.J. Young, "On-line dead time compensation method using disturbance observer," IEEE Trans. Power. Electron., vol. 18, no. 6, Nov. 2003, pp. 1336-1345.