A 32/16 Gb/s 4/2-PAM transmitter with PWM pre-emphasis and 1.2 Vpp per side output swing in 0.13-μm CMOS

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2008, Pages 635-638

  Cheng, Horace ^a   Carusone, Anthony Chan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSES; DATA RATES; DUAL MODES; OUTPUT SWINGS; SYMBOL RATES;

ARCHITECTURAL ACOUSTICS; ASSOCIATIVE STORAGE; INTEGRATED CIRCUITS; PULSE AMPLITUDE MODULATION; TRANSMITTERS;

PNEUMATIC DRIVES;

EID: 57849168398     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2008.4672165     Document Type: Conference Paper

References (11)

1. J.-R. Schrader, E. A. M. Klumperink, J. L. Visschers, and B. Nauta, "Pulse-width modulation pre-emphasis applied in a wireline transmitter, achieving 33dB loss compensation at 5-Gb/s in 0.13-μm CMOS," IEEE Journal of Solid-State Circuits, vol. 41, pp. 990-999, April 2006.
2. J. Schrader, E. Klumperink, and B. Nauta, "Wireline equalization using pulse-width modulation," Proceedings of 2006 Custom Integrated Circuits Conference (CICC), pp. 591-598, 2006.
3. C. Menolfi, T. Toifl, R. Reutemann, M. Ruegg, P. Buchmann, M. Kossel, T. Morf, and M. Schmatz, "A 25Gb/s PAM4 transmitter in 90nm CMOS SOI," Proceedings of the 2005 International Solid State Circuits Conference (ISSCC), pp. 77-78, 2005.
4. A. Amirkhany, A. Abbasfar, J. Savoj, M. Jeeradit, B. Garlepp, V. Stojanovic, and M. Horowitz, "A 24Gb/s software programmable multi-channel transmitter," VLSI Circuits, 2007. Digest of Technical Papers. 2007 Symposium on, pp. 38-39, 2007.
5. E. Sackinger and W. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers," IEEE Journal of Solid-State Circuits, vol. 35, pp. 1884-1888, December 2000.
6. J. Kim, J.-K. Kim, B.-J. Lee, M.-S. Hwang, H.-R. Lee, S.-H. Lee, N. Kim, D.-K. Jeong, and W. Kim, "Circuit techniques for a 40-Gb/s transmitter in 0.13-μm CMOS," Proceedings of the 2005 International Solid State Circuits Conference (ISSCC), pp. 150-151, 2005.
7. P. Westergaard, T. O. Dickson, and S. P. Voinigescu, "A 1.5-V, 20/30-Gb/s CMOS backplane driver with digital pre-emphasis," Proceedings of 2004 Custom Integrated Circuits Conference (CICC), pp. 23-26, 2004.
8. D. Li and C. Tsai, "10-13.6 Gbit/s 0.18μm CMOS modulator drivers with 8 Vpp differential output swing," Electronics Letters, vol. 41, no. 11, pp. 643-644, 2005.
9. K. Farzan and D. A. Johns, "A CMOS 10-Gb/s power-efficient 4-PAM transmitter," IEEE Journal of Solid-State Circuits, vol. 39, pp. 529-532, March 2004.
10. C. LIN and C. TSAI, "Multi-gigabit pre-emphasis design and analysis for serial link," IEICE Transactions on Electronics, vol. E88-C, no. 10, pp. 2009-2019, 2005.
11. R. Farjad-Rad, C.-K. K. Yang, M. A. Horowitz, and T. H. Lee, "A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter," IEEE Journal of Solid-State Circuits, vol. 34, pp. 580-585, May 1999.