A CMOS 10-Gb/s power-efficient 4-PAM transmitter

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 3, 2004, Pages 529-532

  Farzan, Kamran ^a   Johns, David A ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

4 PAM; CMOS; Driver; High speed; Power efficient

Indexed keywords

DIGITAL CIRCUITS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; ELECTRIC POWER SUPPLIES TO APPARATUS; ENERGY EFFICIENCY; PULSE AMPLITUDE MODULATION; TRANSMITTERS;

DATA LOOK AHEAD TECHNIQUE; HIGH SPEED; PULSE AMPLITUDE MODULATION TRANSMITTER;

CMOS INTEGRATED CIRCUITS;

EID: 1542605482     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.822898     Document Type: Article

References (7)

1. W. J. Dally and J. Poulton, Digital System Engineering. London, U.K.: Cambridge Univ. Press, 1998.
2. D. J. Foley and M. P. Flynn, "A low-power 8-PAM serial transceiver," IEEE J. Solid-State Circuits, vol. 37, pp. 310-316 Mar. 2002.
3. J. L. Zerbe et al., "1.6 Gb/s/pin 4-PAM signaling and circuits for a multi-drop bus," in Proc. IEEE VLSI Symp. Circuits, June 2000, pp. 128-131.
4. ____, "A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receiver," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, pp. 66-67.
5. R. Farjad-Rad, C.-K. K. Yang, M. A. Horowitz, and T. H. Lee, "A 0.4 μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link," IEEE J. Solid-State Circuits, vol. 34, pp. 580-585, May 1999.
6. R. Farjad-Rad, C.-K. K. Yang, and M. A. Horowitz, "A 0.3 μm CMOS 8-Gb/s 4-PAM serial link transceiver," IEEE J. Solid-State Circuits, vol. 35, pp. 757-764, May 2000.
7. S.-J. Jang, Y.-H. Jun, J.-G. Lee, and B.-S. Kon, "ASMD with duty cycle correction scheme for high-speed DRAM," Electron. Lett., vol. 37, pp. 845-847 Aug. 2001.