Multi-gigabit pre-emphasis design and analysis for serial link

IEICE Transactions on Electronics

Volumn E88-C, Issue 10, 2005, Pages 2009-2019

  Lin, Chih Hsien ^a   Tsai, Chang Hsiao ^a   Chen, Chih Ning ^a   Jou, Shyh Jye ^b,c  

^a NATIONAL CENTRAL UNIVERSITY   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^c Phi Tau Phi ^*

Author keywords

Coaxial cable; High speed serial link; Pre emphasis; Transmitter

Indexed keywords

ALGORITHMS; COAXIAL CABLES; COMPUTER SIMULATION; ELECTRIC FREQUENCY MEASUREMENT; FREQUENCY RESPONSE; PHASE LOCKED LOOPS; PULSE AMPLITUDE MODULATION; TRANSMITTERS;

COAXIAL CABLE; HIGH-SPEED SERIAL LINK; ON-CHIP TERMINATION RESISTORS; PRE-EMPHASIS;

INTEGRATED CIRCUIT LAYOUT;

EID: 33645571234     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e88-c.10.2009     Document Type: Article

References (11)

1. F.R. Ramin, C.K. Yang, M. Horowitz, and T. Lee, "A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter," IEEE J. Solid-State Circuits, vol.34, no.5, pp.580-585, May 1999.
2. C.K. Yang and K.L. Wong, "Analysis of timing recovery for multi-Gbps PAM transceivers," IEEE Custom Integrated Circuits Conference, 2003. Proc. IEEE 2003, pp.67-72, Sept. 2003,
3. C.K.K. Yang, F.R. Ramin, and M. Horowitz, "A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling," IEEE J. Solid-state Circuits, vol.33, no.5, pp.713-722, May 1998.
4. W.J. Dally and J. Poulto, "Transmitter equalization for 4-Gbps signaling," IEEE Micro, vol.17, no.1, pp.47-56, 1997.
5. M. Horowitz and C.K. Yang, "High-speed electrical signaling: Overviews and limitations," IEEE Micro, vol.18, no.1, pp.12-23, 1998.
6. C.H. Lin, C.H. Wang, and S.J. Jou, "5 Gbps serial link transmitter with pre-emphasis," ASP-DAC, pp.795-802, 2003.
7. C.H. Lin, C.H. Tsai, C.N. Chen, and S.J. Jou, "4/2 PAM serial link transmitter with tunable pre-emphasis," ISCAS, pp.952-955, 2004.
8. C.K. Yang and M. Horowitz, "A 0.8-μm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links," IEEE J. Solid-State Circuits, vol.31, no. 12, pp.2015-2023, Dec. 1996.
9. K. Lee, S. Kim, G. Ahn, and D.K. Jeong, "A CMOS serial link for fully duplexed data communication," IEEE J. Solid-State Circuits, vol.30, no.4, pp.353-364, April 1995.
10. F.R. Ramin and C.K. Yang, "A 0.3-μm CMOS 8-Gbs/s 4-PAM serial link transceiver," Symposium on VLSI Circuits Digest of Technical Papers 1999, pp.41-44, 1999.
11. A.X. Widmer and P.A. Franaszek, "A DC-balanced partitioned-block, 8B/10B transmission code," IBM J. Res. Dev., vol.27, no.5, pp.440-451, Sept. 1983.