To SAT or not to SAT: Ashenhurst decomposition in a large scale

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 32-37

  Lin, Hsuan Po ^a   Jiang, Jie Hong R ^a   Lee, Ruei Rung ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

CRAIG INTERPOLATIONS; DECOMPOSITION PROCESSES; FUNCTIONAL DECOMPOSITIONS; FUNCTIONAL DEPENDENCIES; FUNDAMENTAL OPERATIONS; INPUT VARIABLES; LOGIC SYNTHESES; MEMORY EXPLOSION PROBLEMS; SATISFIABILITY SOLVING; SET SIZES; SET VARIABLES;

BOOLEAN FUNCTIONS;

EID: 57849143788     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681548     Document Type: Conference Paper

References (16)

1. R. L. Ashenhurst. The decomposition of switching functions. Computation Lab, Harvard University, Vol. 29, pp.74-116, 1959.
2. Berkeley Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/alanmi/ abc/
3. J. Cong and Y.-Y. Hwang. Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 20(9):1077-1090, 2001.
4. W. Craig. Linear reasoning: A new form of the Herbrand-Gentzen theorem. J. Symbolic Logic, 22(3):250-268, 1957.
5. A. Curtis. New Approach to the Design of Switching Circuits. Van Nostrand, Princeton, NJ, 1962.
6. N. Eén and N. Söensson. An extensible SAT-solver. In Proc. SAT, pp.502-518, 2003.
7. J.-H. R. Jiang and R. K. Brayton. Functional dependency for verification reduction. In Proc. CAV, pp.268-280, 2004.
8. J.-H. R. Jiang, J.-Y. Jon, and J.-D. Huang. Compatible class encoding in hyper-function decomposition for FPGA synthesis. In Proc. DAC, pp.712-717, 1998.
9. R. M. Karp. Functional decomposition and switching circuit design. J. Soc. Ind. Appl. Math. 11(2):291V335, 1963.
10. C.-C. Lee, J.-H. R. Jiang, C.-Y. Huang, and A. Mishchenko. Scalable exploration of functional dependency by interpolation and incremental SAT solving. In Proc. ICCAD, pp.227-233, 2007.
11. R.-R. Lee, J.-H. R. Jiang, and W.-L. Hung. Bi-decomposing large Boolean functions via interpolation and satisfiability solving. In Proc. DAC, 2008.
12. A. Ling, D. Singh, and S. Brown. FPGA technology mapping: A study of optimally. In Proc. DAC, pp.427-432, 2005.
13. K. L. McMillan. Interpolation and SAT-based model checking. In Proc. CAV, pp.1-13, 2003.
14. C. Scholl. Functional Decomposition with Applications to FPGA Synthesis. Kluwer Academic Publishers, 2001.
15. G. Tseitin. On the complexity of derivation in prepositional calculus. Studies in Constructive Mathematics and Mathematical Logic, pp.466-483, 1970.
16. B. Wurth, U. Schlichtmann, K. Eckl, and K. Antreich. Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs. ACM Trans. on Design Automation of Electronic Systems, 4(3):313-350, 1999.