Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs

ACM Transactions on Design Automation of Electronic Systems

Volumn 4, Issue 3, 1999, Pages 313-350

  Wurth, Bernd ^a   Schlichtmann, Ulf ^a   Eckl, Klaus ^b   Antreich, Kurt J ^b  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Assignable functions; Boolean functions; Computer aided design of VLSI; Decomposition; FPGA technology; Implicit BDD based methods; Mapping synthesis; Multiple output decomposition; Preferable functions; Subfunction sharing gain; Subfunction sharing potential

Indexed keywords

EID: 22844453505     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/315773.315783     Document Type: Article

References (37)

1. ABOUZEID, P., BABBA, B., DE PAULET, M. C., AND SAUCIER, G. 1993. Input-driven partitioning methods and applications to synthesis on table-lookup-based FPGA's. IEEE Trans. Comput.-Aided Des. Integr. Circuits 12, 7, 913-925.
2. ASHENHURST, R. L. 1953. Non-disjoint decomposition. Harvard Computation Laboratory Rep. No. BL-4, Sec. IV. Harvard Univ., Cambridge, MA.
3. ASHENHURST, R. L. 1959. The decomposition of switching functions. Ann. Comput. Lab. Harvard Univ. 29, 74-116.
4. BABBA, B. AND CRASTES, M. 1992. Automatic synthesis on table lookup-based PGAs. In Proceedings of the European Conference on Design Automation. 25-31.
5. BRAYTON, R., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A. 1987. MIS: A multiple-level logic optimization system. IEEE Trans. Comput.-Aided Des. Integr. Circuits 6 (Nov.), 1062-1080.
6. CONG, J. AND DING, Y. 1996. Combinational logic synthesis for LUT based field programmable gate arrays. ACM Trans. Des. Autom. Electron. Syst. 1, 2, 145-204.
7. CONG, J., DING, Y., GAO, T., AND CHEN, K.-C. 1993. An optimal performance-driven technology mapping algorithm for LUT-based FPGAs under arbitrary net-delay models. In Proceedings of the International Conference on Computer-Aided Design and Computer Graphics (Aug. 1993). 599-604.
8. COUDERT, O., MADRE, J. C., AND FRAISSE, H. 1993. A new viewpoint on two-level logic minimization. In Proceedings of the 30th International Conference on Design Automation (DAC'93, Dallas, TX, June 14-18), A. E. Dunlop, Ed. ACM Press, New York, NY, 625-630.
9. CURTIS, H. A. 1961. A generalized tree circuit. J. ACM 8, 484-496.
10. CURTIS, H. A. 1962. A New Approach to the Design of Switching Circuits. Van Nostrand Reinhold Co., New York, NY.
11. ECKL, K. 1995. Funktionale Dekomposition von Booleschen Funktionsbuendeln. Master's Thesis. Institute for Design Automation, Technical University of Munich, Munich.
12. FILO, D., YANG, J. C.-Y., MAILHOT, F., AND MICHELI, G. D. 1991. Technology mapping for a two-output RAM-based field programmable gate array. In Proceedings of the European Conference on Design Automation (EDAC, Feb. 1991). 534-538.
13. FRANCIS, R., ROSE, J., AND VRANESIC, Z. 1991. Chortle-erf: Fast technology mapping for lookup table-based FPGAs. In Proceedings of the 28th ACM/IEEE Conference on Design Automation (DAG '91, San Francisco, CA, June 17-21), A. R. Newton, Ed. ACM Press, New York, NY, 227-233.
14. HWANG, T., OWENS, R. M., AND IRWIN, M. J. 1992. Efficient computing communication complexity for multilevel logic synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits 11, 5 (Oct.), 545-554.
15. HWANG, T.-T., OWENS, R. M., AND IRWIN, M. J. 1990. Exploiting communication complexity for multilevel logic synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits 9, 10 (Oct.), 1017-1027.
16. HWANG, T.-T., OWENS, R. M., IRWIN, M. J., AND WANG, K. H. 1994. Logic synthesis for field-programmable gate arrays. IEEE Trans. Comput.-Aided Des. Integr. Circuits 13, 10 (Sept.), 1280-1287.
17. KAM, T., VILLA, T., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1994. A fully implicit algorithm for exact state minimization. In Proceedings of the 31st Annual Conference on Design Automation (DAC'94, San Diego, CA, June 6-10, 1994), M. Lorenzetti, Ed. ACM Press, New York, NY, 684-690.
18. KARP, R. M. 1963. Functional decomposition and switching circuit design. J. Soc. Ind. Appl. Math. 11, 2, 291-335.
19. KARPLUS, K. 1991. Xmap: A technology mapper for table-lookup field-programmable gate arrays. In Proceedings of the 28th ACM/IEEE Conference on Design Automation (DAC '91, San Francisco, CA, June 17-21), A. R. Newton, Ed. ACM Press, New York, NY, 240-243.
20. LAI, Y.-T., PEDRAM, M., AND VRUDHULA, S. B. K. 1993. BDD based decomposition of logic functions with application to FPGA synthesis. In Proceedings of the 30th International Conference on Design Automation (DAC'93, Dallas, TX, June 14-18), A. E. Dunlop, Ed. ACM Press, New York, NY, 642-647.
21. LAI, Y.-T., PAN, K.-R. R., AND PEDRAM, M. 1994. FPGA synthesis using function decomposition. In Proceedings of the IEEE International Conference on Computer Design (Cambridge, MA, Oct. 10-12). 30-35.
22. LAI, Y.-T., PAN, K.-R. R., AND PEDRAM, M. 1994. FPGA synthesis using OBDD-based function decomposition. Tech. Rep.. Computer Science Department, University of Southern California, Los Angeles, CA.
23. LAI, Y.-T., PAN, K.-R. R., AND PEDRAM, M. 1996. OBDD-based function decomposition: Algorithms and implementation. IEEE Trans. Comput.-Aided Des. Integr. Circuits 15, 8, 977-990.
24. MOUTOR, P. AND SCHOLL, C. 1994. Communication based multilevel synthesis for multi-output boolean functions. In Proceedings of the Fourth Great Lakes Symposium on VLSI (Notre Dame, IN, Mar. 4-5, 1994).
25. MURGAI, R., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1994. Optimum functional decomposition using encoding. In Proceedings of the 31st Annual Conference on Design Automation (DAC'94, San Diego, CA, June 6-10, 1994), M. Lorenzetti, Ed. ACM Press, New York, NY, 408-414.
26. MURGAI, R., NISHIZAKI, Y., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1990. Logic synthesis for programmable gate arrays. In Proceedings of the ACM/IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 620-625.
27. MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1991. Improved logic synthesis algorithms for table look up architectures. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14). IEEE Computer Society Press, Los Alamitos, CA, 564-567.
28. MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1991. Performance directed synthesis for table look up programmable gate arrays. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14). IEEE Computer Society Press, Los Alamitos, CA, 572-575.
29. ROTH, J. P. AND KARP, R. M. 1962. Minimization over boolean graphs. IBM J. Res. Dev., 227-238.
30. SANGIOVANNI-VINCENTELLI, A., GAMAL, A. E., AND ROSE, J. 1993. Synthesis methods for field programmable gate arrays. Proc. IEEE 81, 7 (July 1993), 1057-1083.
31. SASAO, T. 1993. Logic Synthesis and Optimization. Kluwer Academic Publishers, Hingham, MA.
32. SCHLICHTMANN, U. 1993. Boolean matching and disjoint decomposition. In Proceedings of the IFIP Workshop on Logic and Architecture Synthesis (Dec.). IFIP, 83-103.
33. SCHOLL, C. AND MOLITOR, P. 1994. Efficient ROBDD based computation of common decomposition functions of multi-output boolean functions. In Proceedings of the IFIP Workshop on Logic and Architecture Synthesis (Nov.). IFIP, 61-70.
34. SENTOVICH, E., SINGH, K., LAVAGNO, L., MOON, C., MURGAI, R., SALDANHA, A., SAVOJ, H., STEPHAN, P., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41. UC Berkeley, Berkeley, CA.
35. SENTOVICH, E. M., SINGH, K. J., MOON, C., SAVOJ, H., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1992. Sequential circuit design using synthesis and optimization. In Proceedings of the 1992 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cambridge, MA, Oct. 11-14). IEEE Computer Society, Washington, DC, 328-333.
36. SHEN, W.-Z., HUANG, J.-D., AND CHAO, S.-M. 1995. Lambda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping. In Proceedings of the 32nd ACM/IEEE Conference on Design Automation (DAC '95, San Francisco, CA, June 12-16, 1995), B. T. Preas, Ed. ACM Press, New York, NY, 65-69.
37. YANG, S. 1991. Logic synthesis and optimization benchmarks, user guide version 3.0. In Proceedings of the International Workshop on Logic Synthesis. MCNC, Research Triangle Park, NC.