Word length selection method based on mixed simulation for digital PID controllers implemented in FPGA

IEEE International Symposium on Industrial Electronics

Volumn , Issue , 2008, Pages 1965-1970

  Urriza, I ^a   Barragan L A ^a   Artigas, J I ^a   Navarro, D ^a   Acero, J ^a   Blasco, R ^a   Lucia O ^a  

^a UNIVERSITY OF ZARAGOZA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUSTRIAL ELECTRONICS; POWER CONVERTERS; PROPORTIONAL CONTROL SYSTEMS; THREE TERM CONTROL SYSTEMS;

CLOSED LOOPS; DESIGN CYCLES; DIGITAL CONTROLLERS; FINITE WORDS; FIXED POINTS; MIXED SIGNALS; PID CONTROLLERS; SELECTION METHODS; SWITCHING POWER CONVERTERS; WORD LENGTHS;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 57849097107     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIE.2008.4677004     Document Type: Conference Paper

References (14)

1. T. Riesgo, Y. Torroja, and E. de la Torre, "Design methodologies based on Hardware Description Languages," IEEE Trans. Industrial Electronics, vol. 46, no. 1, pp. 3-12, Feb. 1999.
2. T. Hill, "AcceIDSP synthesis tool floating-point to fixed-point conversion of MATLAB algorithms targeting FPGAs", Xilinx WP239, 2006.
3. M.-A. Cantin, Y. Savaria, and P. Lavoie, "A Metric for Automatic Word-Length Determination of Hardware Datapaths" IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Oct. 2006, pp. 2228-2231
4. George A. Constantinides, Peter Y. K. Cheung, Wayne Luk, "Word-length optimization for liner digital signal processing" IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, vol. 22, no. 10, pp. 1432-1442, October 2003.
5. M.-A. Cantin, Y. Savaria, and P. Lavoie, "An automatic word length determination method," in Proc. IEEE Int. Symp. Circuits Syst., 2001.
6. W. Sung, K. Kum "Simulation-Based Word-Length Optimization Method for Fixed-Point Digital Signal Processing Systems", IEEE Trans. on Signal Processing, vol. 43, pp. 3087-3090, Dec. 1995
7. R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, "A methodology and design environment for DSP ASIC fixed point refinement, "in Proc. Design Automation Test Eur, 1999, pp. 271-276.
8. J. Lima, R. Menotti, J.M.P. Cardoso, and E. Marques, "A methodology to design FPGA-based PID controllers", Proc. IEEE International Conference on Systems, Man, and Cybernetics, pp. 2577-2583, 2006.
9. S. Jovanovic, and P. Poure, "Design of power electronic digital controller based on FPGA/SOC using VHDL-AMS language", Proc. IEEE International Symposium on Industrial Electronics, pp. 2301-2306, 2007.
10. L.A. Barragán, I. Urriza, D. Navarro, J.I. Artigas, J. Acero, J.M. Burdío, "Comparing simulation alternatives of FPGA-based controllers for switching converters", Proc. IEEE Intl. Symposium Industrial Electronics, pp. 419-4242007.
11. F. Pêcheux, C. Lallement, and A. Vachoux, "VHDL-AMS and Verilog-AMS as Alternative Hardware Description Languages for Efficient Modeling of Multidiscipline Systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, vol. 24, no. 2, pp. 204-225, February 2005.
12. D. Bishop. "Fixed point package user's guide", Proposed packages and bodies for the IEEE 1076-2006 LRM. http://www.eda.org/vhdl-200x/ vhdl-200x-ft/packages/Fixed-ug.pdf
13. H. Al-Atrash, I. Batarseh, "Digital Controller Design for a Practicing Power Electronics Engineer", Proc. IEEE Applied Power Electronics Conf., 2007.
14. R.T. O'Brien, and J.M. Watkins, "A unified procedure for Discrete-Time Root Locus and Bode Design", Proc. American Control Conference, 2005.