High-level decision diagram manipulations for code coverage analysis

BEC 2008 - 2008 International Biennial Baltic Electronics Conference, Proceedings of the 11th Biennial Baltic Electronics Conference

Volumn , Issue , 2008, Pages 207-210

  Minakova, Karina ^a   Reinsalu, Uljana ^a   Chepurov, Anton ^a   Raik, Jaan ^a   Jenihhin, Maksim ^a   Ubar, Raimund ^a   Ellervee, Peeter ^a  

^a TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

Author keywords

[No Author keywords available]

Indexed keywords

DECISION THEORY;

BENCHMARK CIRCUITS; BRANCH COVERAGES; CLASSICAL METHODS; CODE COVERAGE METRICS; CODE COVERAGES; COMPUTATION TIMES; DECISION DIAGRAMS; MEMORY REQUIREMENTS; REDUCTION RULES; SYSTEM REPRESENTATIONS; TWO TYPES;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 57849093218     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BEC.2008.4657515     Document Type: Conference Paper

References (9)

1. ITRS 2006 report, [URL] www.itrs.net, 2006
2. S. Tasiran, K. Keutzer, Coverage metrics for functional validation of hardware designs. Design & Test of Computers, IEEE, Volume 18, Issue 4, Jul-Aug. 2001, pp. 36-45.
3. J. C. Miller, C. J. Maloney, Systematic Mistake Analysis of Digital Computer Programs. Comm. ACM, 1963, pp. 58-63.
4. William K. Lam, "Hardware Design Verification", Pearson, 2005, 585 p.
5. R. Ubar, J. Raik, A. Morawiec, Back-tracing and Event-driven Techniques in High-level Simulation with Decision Diagrams. ISCAS 2000, Vol. 1, pp. 208-211.
6. J. Raik, R. Ubar, Fast Test Generation for Sequential Circuits Using Decision Diagrams Representations. JETTA, 16, Kluwer, 2000, pp. 213-226.
7. J. Raik, et al. Fast Code Coverage Analysis using High-Level Decision Diagrams. DDECS, 2008.
8. F. Fallah, S. Devadas, K. Keutzer. OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification. Proc. DAC, pp.152-157, 1998.
9. R. E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Trans. on Computers, August, 1986.