Texture filter memory - A power-efficient and scalable texture memory architecture for mobile graphics processors

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 559-565

  Silpa, B V N ^a   Patney, Anjul ^a   Krishna, Tushar ^a   Panda, Preeti Ranjan ^a   Visweswaran, G S ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; CONFORMAL MAPPING; DATA STORAGE EQUIPMENT; ENERGY EFFICIENCY; PIPELINES; TEXTURES;

CACHE HIERARCHIES; COMMERCIAL GRAPHICS; EMBEDDED GRAPHICS; ENERGY CONSUMPTIONS; ENERGY OPTIMIZATIONS; ENERGY-EFFICIENT; GRAPHICS HARDWARES; GRAPHICS PROCESSING; MEMORY ACCESSES; MOBILE GRAPHICS; MOBILE SYSTEMS; PERFORMANCE ENHANCEMENTS; SMALL AREAS; SUB SYSTEMS; TEXTURE FILTERS; TEXTURE MAPPING HARDWARES; TEXTURE MAPPINGS; TEXTURE MEMORIES;

PIPELINE PROCESSING SYSTEMS;

EID: 57849088648     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681631     Document Type: Conference Paper

References (24)

1. J. W. Sheaffer, et al. A flexible simulation framework for graphics architectures. ACM EUROGRAPHICS conference on Graphics hardware, pp 85-94, 2004.
2. [21 Z. S. Hakura and A. Gupta. The design and analysis of a cache architecture for texture mapping. ISCA, pp 108-120, 1997.
3. M. Cox. et al. Multi-level texture caching for 3D graphics hardware. ISCA, pages 86-97, 1998.
4. H. Igehy,et al. Prefetching in a texture cache architecture. ACM EUROGRAPHICS workshop on Graphics hardware, pp. 133-ff, 1998.
5. H. Igehy, et al. Parallel texture caching. ACM EUROGRAPHICS workshop on Graphics hardware, pp. 95-106,1999.
6. C. J. Choi, et al. Performance comparison of various cache systems for texture mapping. HPCA. 1:374-379 vol.1, 2000.
7. K. P. Acken, et al. Architectural optimizations for a floating point multiply-accumulate unit in a graphics pipeline. ASAP, 0:65, 1996.
8. U. Zangi and R. Ginosar. A low power video processor. ISLPED '98, pp. 136-138.
9. W.-C. Cheng and M. Pedram. Chromatic encoding: A low power encoding technique for digital visual interface. DATE, pp. 10694-10699, 2003.
10. S. Salerno, et al. Limited intra-word transition codes: an energy-efficient bus encoding for led display interfaces. ISLPED '04. pages 206-211,2004.
11. Y.-Y. Chang, et al. Design and analysis of low-power cache using two-level filter scheme. IEEE Trans. VLSI, 11 (4):568-580, 2003.
12. A. Iranli and M. Pedram. Dtm: dynamic tone mapping for backlight scaling. DAC '05, pages 612-617, 2005.
13. J.-H. Sohn, et al. A 155-mw 50-m vertices/s graphics processor with fixed-point programmable vertex shader for mobile applications. IEEE Journal of Solid-State Circuits. 41 (2): 1081-1091, May 2006.
14. Y. Gu, S. Chakraborty, and W. T. Ooi. Games are up for DVFS. DAC, pages 598-603.2006.
15. B. Mochocki, et al. Power analysis of mobile 3D graphics. DATE '06, pages 502-507, 2006.
16. B. Mochocki, et al. Signature-based workload estimation for mobile 3D graphics. In DAC '06, pages 592-597, 2006.
17. I. Antochi, et al. Trading efficiency for energy in a texture cache architecture. Euromicro conference on Massively-parallel computing systems, April 2002.
18. T. Möller and E. Haines. Real-time rendering. A. K. Peters, Ltd., Nutick, MA. USA, 1999.
19. C.-L. Su and A. M. Despain. Cache designs for energy efficiency. ISLPD, 1995.
20. http://www.patentstorm.us/patents/7069387-claims.html.
21. http://www.mesa3d.org/.
22. S. J. E. Wilton, et al. An enhanced access and cycle time model for on-chip caches. HP Labs Technical Report, WRL-93-5, 1994.
23. J. Kin, et al. The filter cache: An energy efficient memory structure. In International Symposium on Microarchitecture, pp. 184-193, 1997.
24. http://www.synopsys.com