Process variation aware system-level task allocation using stochastic ordering of delay distributions

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 570-574

  Singhal, Love ^a   Bozorgzadeh, Elaheh ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATING TASKS; AWARE SYSTEMS; BENCHMARK SUITES; DELAY DISTRIBUTIONS; EFFECTIVE PERFORMANCES; EFFICIENT COMPUTATIONS; EXECUTION TIMES; MAXIMUM OPERATING FREQUENCIES; OPTIMALITY; PROBABILISTIC SOLUTIONS; PROCESS TECHNOLOGIES; PROCESS VARIATIONS; STOCHASTIC ANALYSES; STOCHASTIC ORDERINGS; SYSTEM LEVELS; TASK ALLOCATIONS;

BENCHMARKING; COMPUTER AIDED DESIGN; DIES; IMAGE SEGMENTATION; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; NORMAL DISTRIBUTION; PROBABILITY DISTRIBUTIONS; WIRELESS TELECOMMUNICATION SYSTEMS;

FREQUENCY ALLOCATION;

EID: 57849087718     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681633     Document Type: Conference Paper

References (12)

1. K. A. Bowman, S. G. Duvall, and J. D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," IEEE Journal of Solid State Circuit, vol. 37, no. 2, Feb. 2002.
2. J. Jung and T. Kim, "Timing variation-aware high-level synthesis," in IEEE ICCAD, 2007, pp. 317-321.
3. F.Weng, C. A. Nicopoulos, X.Wu, Y. Xie, and V. Narayanan, "Variationaware task allocation and scheduling for mpsoc," in IEEE ICCAD, 2007.
4. F. Wang, X. Wu, and Y. Xie, "Variability-driven module selection with joint design time optimization and post-silicon tuning," in IEEE ASPDAC, 2008.
5. D. Marculescu and S. Garg, "System level process-driven variability analysis for single and multiple voltage-frequency island systems," in IEEE Intl. Conference on Computer Aided Design (ICCAD), Nov. 2006.
6. L. Deng and M. Wong, "Buffer insertion under process variations for delay minimization," in IEEE ICCAD, 2005.
7. R. P. Dick, "Embedded systems synthesis benchmarks suite (e3s)." [Online]. Available: http://www.ece.northwestern.edu/~dickrp/e3s
8. C. Vishweswariah, K. Ravindran, K. Kalafala, S. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," in IEEE Design Automation Conference, 2004.
9. S. Garg and D. Marculescu, "System level process variation driven throughput analysis for single and multiple voltage-frequency island designs," in IEEE Design, Automation and Test in Europe Conference (DATE), Apr. 2007.
10. Y. Lin, M. Hutton, and L. He, "Placement and timing for fpgas considering variations," in IEEE FPL, 2006.
11. A. Srivastava, D. Sylvester, and D. Blaauw, Statistical Analysis and Optimization for VLSI: Timing and Power. NY, NY: Springer, 2005.
12. M. Colajanni, F. L. Presti, and S. Tucci, "A hierarchical approach for bounding the completion time distribution of stochastic task graphs," Performance Evaluation, vol. 41, no. 1, 2000.