PaCo: Probability-based path confidence prediction

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 50-61

  Malik, Kshitiz ^a   Agarwal, Mayank ^a   Dhar, Vikram ^a   Frank, Matthew I ^a  

^a University of Illinois at Urbana Champaign

Author keywords

[No Author keywords available]

Indexed keywords

ALTERNATIVE PATHS; CONFIDENCE PREDICTIONS; DO-MAINS; FIRST PRINCIPLES; HIGH ACCURACIES; PERFORMANCE LOSSES; PIPELINE GATING; PRIORITIZATION; RMS ERRORS; SMALL LOSSES;

COMPUTERS; PIPELINES; PROBABILITY; SURFACE MOUNT TECHNOLOGY;

COMPUTER ARCHITECTURE;

EID: 57749177935     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658627     Document Type: Conference Paper

References (20)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. Intl Symp Microarchitecture, (MICRO-36):423, 2003.
2. H. Akkary, S. T. Srinivasan, R. Koltur, Y. Patil, and W. Refaai. Perceptron-based branch confidence estimation. Intl Symp High-Perf Comp Arch, (HPCA-10):265, 2004.
3. J. L. Aragón, J. González, and A. González. Power-aware control speculation through selective throttling. Intl Symp High-Perf Comp Arch, (HPCA-9):103, 2003.
4. R. Bahar and G. Albera. Performance analysis of wrong-path data cache accesses. In Workshop on Performance Analysis and its Impact on Design, 1998.
5. F. J. Cazorla, A. Ramirez, M. Valero, and E. Fernandez. Dynamically controlled resource allocation in SMT processors. Intl Symp Microarchitecture, (MICRO-37), 2004.
6. S. Eyerman and L. Eeckhout. A memory-level parallelism aware fetch policy for SMT processors. Intl Symp High-Perf Comp Arch, (HPCA-13):240-249, 2007.
7. D. Grunwald, A. Klauser, S. Manne, and A. R. Pleszkun. Confidence estimation for speculation control. Intl Symp Comp Arch, (ISCA-25):122-131, 1998.
8. E. Jacobsen, E. Rotenberg, and J. E. Smith. Assigning confidence to conditional branch predictions. Intl Symp Microarchitecture, (MICRO-29):142-152, 1996.
9. D. A. Jimenez and C. Lin. Composite confidence estimators for enhanced speculation control. Technical Report TR-02-14, Department of Computer Science, University of Texas at Austin, 2002.
10. I. T. Jolliffe and D. B. Stephenson. Forecast Verification. Wiley, Chichester, 2003.
11. H. Kim, J. A. Joao, O. Mutlu, and Y. N. Patt. Diverge-Merge Processor (DMP): Dynamic predicated execution of complex control-flow graphs based on frequently executed paths. Int'l Symp. Microarchitecture, (MICRO-39):53-64, 2006.
12. K. Luo,M. Franklin, S. S.Mukherjee, and A. Seznec. Boosting SMT performance by speculation control. Intl Parallel and Distributed Processing Symp, (IPDPS-15):2, 2001.
13. K. Luo, J. Gummaraju, and M. Franklin. Balancing thoughput and fairness in SMT processors. In IEEE Intl Symp on Performance Analysis of Systems and Software (ISPASS), 2001.
14. K. Malik, M. Agarwal, V. Dhar, and M. I. Frank. Paco: Probability-based path confidence prediction. Technical Report UILU-ENG-07-2215, University of Illinois, Urbana-Champaign, Dec. 2007.
15. S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. Intl Symp Comp Arch, (ISCA-25):132-141, 1998.
16. J. Mitchell. Computer multiplication and division using binary logarithms. IRE Trans. Electron Comput., pages 512-517, 1962.
17. A. H. Murphy and R. L. Winkler. Reliability of subjective probability forecasts of precipitation and temperature. Applied Statistics, 26(1):41-47, 1977.
18. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. Intl Symp Comp Arch, (ISCA-23):191-202, 1996.
19. G. Tyson, K. Lick, and M. Farrens. Limited dual path execution. Techinal Report CSE-TR 346-97, University of Michigan, 1997.
20. S.Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. Intl Symp Comp Arch, (ISCA-25):238-249, 1998.