Area-efficient pixel rasterization and texture coordinate interpolation

Computers and Graphics (Pergamon)

Volumn 32, Issue 6, 2008, Pages 669-681

  Kim, Donghyun ^a   Kim, Lee Sup ^b  

^a QUALCOMM INC   (United States)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Rasterization; Scan conversion; Texture coordinate interpolation

Indexed keywords

INTERPOLATION; ITERATIVE METHODS; PIXELS; SYSTEM-ON-CHIP; TEXTURES;

PERFORMANCE LOSS; PROPOSED ARCHITECTURES; REDUCTION RATIOS; SCAN CONVERSION; SCANLINE ALGORITHMS; TEXTURE COORDINATE INTERPOLATION; TEXTURE COORDINATES; THREE-DIMENSIONAL (3D) GRAPHICS;

RASTERIZATION;

EID: 56949106784     PISSN: 00978493     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.cag.2008.08.007     Document Type: Article

References (27)

1. Pineda J. A parallel algorithm for polygon rasterization. In: Proceeding of SIGGRAPH, 1988. p. 15-21.
2. McCormack J, McNamara R. Tiled polygon traversal using half-plane edge functions. In: Proceeding of SIGGRAPH, 2000. p. 15-21.
3. Lentz DJ, Kosmal DR, Poole GC. Polygon rasterization. US Patent 5,446,836, 1995.
4. Lee J., and Kim L.S. SPARP: a single pass antialiased rasterization processor. Computers and Graphics 4 (2000) 233-243
5. Park Y.H., Han S.H., Lee J.H., and Yoo H.J. A 7.1-GB/s low-power rendering engine in 2-D array-embedded memory logic CMOS for portable multimedia system. IEEE Journal of Solid-State Circuits 32 6 (2001) 944-955
6. Kim D., Chung K., Yu C.H., Kim C.H., Lee I., Bae J., et al. An SoC with 1.3 Gtexels/s 3-D graphics full pipeline for consumer applications. IEEE Journal of Solid-State Circuits 41 1 (2006) 71-84
7. Woo R, Choi S, Sohn JH, Song SJ, Yoo HJ. A 210 mW graphics LSI implementing full 3D pipeline with 264Mtexels/s texturing for mobile multimedia applications. In: Proceedings of IEEE international solid-state circuits conference; 2003. p. 44-5.
8. Akenine-Moller T., and Strom J. Graphics for the masses: a hardware rasterization architecture for mobile phones. ACM Transactions on Graphics 22 3 (2003) 801-808
9. Wylie C, Romney GW, Evans DC, Erdahl A. Halftone perspective drawings by computer. In: Proceeding of AFIPS fall joint computer conference, 1967. p. 49.
10. Kelleher B. PixelVision architecture. Technical note 1998-013, System Research Center, Compaq Computer Corporation, 1998, available at 〈http://www.research.digital.com/SRC/publications/src-tn.html〉.
11. McCool MD, Wales C, Moul K. Incremental and hierarchical Hilbert order edge equation polygon rasterization. In: Proceeding of SIGGRAPH /EUROGRAPHICS workshop on graphics hardware, 2001. p. 65-72.
12. Popescu V., and Rosen P. Forward rasterization. ACM Transactions on Graphics 25 2 (2006) 375-411
13. Yu CH, Kim LS. An adaptive spatial filter for early depth test. In: Proceeding of IEEE international symposium on circuits and systems, vol. 2, 2004. p. 137-40.
14. Park W.C., Lee K.W., Kim I.S., Han T.D., and Yang S.B. An effective pixel rasterization pipeline architecture for 3D rendering processors. IEEE Transactions on Computers 52 11 (2003) 1501-1508
15. Park WC, Lee KW, Kim IS, Han TD, Yang SB. A mid-texturing pixel rasteriation pipeline architecture for 3D rendering processors. In: Proceeding of IEEE 13th international conference on application-specific systems, architectures and processors, 2002. p. 173-82.
16. Demirer M., and Grimdale R.L. Approximation techniques for high performance texture mapping. Computer and Graphics 20 4 (1996) 483-490
17. Abbas A, Szirmay-Kalos L, Szijarto G, Horvath T, Foris T. Quadratic interpolation in hardware Phong shading and texture mapping. In: Proceeding of spring conference on computer graphics, 2001. p. 25-8.
18. Blinn J.F. Hyperbolic interpolation. IEEE Computer Graphics and Applications (1992) 89-94
19. Pitteway M. Algorithms for drawing ellipses or hyperbolae with a digital plotter. Computer Journal 10 3 (1967) 282-289
20. Barenbrug B, Peters FJ. Overveld CWAM. Algorithms for division free perspective correct rendering. In: Proceeding of SIGGRAPH /EUROGRAPHICS workshop on graphics hardware. 2000. p. 7-13.
21. Watt A. 3D computer graphics. 2nd ed. (2000), Addison-Wesley Publishing Company, Boston
22. Ewins J., Waller M.D., White M., and Lister P.F. MIP-map level selection for texture mapping. IEEE Transaction on Visualization and Computer Graphics 4 4 (1998) 17-29
23. Kim.D, Kim LS. Division-free rasterizer for perspective-correct texture filtering. In: Proceeding of IEEE international symposium on circuits and systems, vol. 2, 2004. p. 153-6.
24. Chung K, Kim D, Kim LS. A 3-way SIMD engine for programmable triangle setup in embedded 3D graphics hardware. In: Proceeding of IEEE international symposium on circuits and systems, 2005. p. 4570-3.
25. Hung. P, Fahmy H, Mencer O, Flynn MJ. Fast division algorithm with a small lookup table. In: Proceeding of 33rd Asilomar conference on signals, systems, and computers, vol. 2, 1999. p. 1465-8.
26. Jeong J., Park W.C., Jeong W., Han T.D., and Lee M.K. A cost-effective pipelined divider with a small lookup table. IEEE Transaction on Computers 53 4 (2004) 489-495
27. Roca J, Moya V, Gonzalez C, Solis C, Fernandez A, Espasa R. Workload characterization of 3D games. In: Proceeding of IEEE international symposium on workload characterization, 2006. p. 17-26.