Using write mask to support hybrid write-back and write-through cache policy on many-core architectures

Jisuanji Xuebao/Chinese Journal of Computers

Volumn 31, Issue 11, 2008, Pages 1918-1928

  Lin, Wei ^a,b   Ye, Xiao Chun ^a,b   Song, Feng Long ^a,b   Zhang, Hao ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

Author keywords

False sharing; Many core; Scope consistency; Write mask; Write mask buffer; Write invalid; Write update

Indexed keywords

DIGITAL STORAGE;

FALSE SHARING; MANY CORE; SCOPE CONSISTENCY; WRITE MASK BUFFER; WRITE-INVALID; WRITE-UPDATE;

COMPUTER ARCHITECTURE;

EID: 56849131264     PISSN: 02544164     EISSN: None     Source Type: Journal    
DOI: 10.3724/sp.j.1016.2008.01918     Document Type: Article

References (21)

1. Huang He, Yuan Nan, Lin Wei et al. Architecture supported synchronization-based cache coherence protocol for manycore Processors//Proceedings of the ISCA Workshop on Chip Multiprocessor Memory Systems and Interconnects. Beijing, China, 2008: 51-53.
2. Asanovic Krste, Bodik Ras et al. The landscape of parallel computing research: A view from berkeley. University of California, California, USA: Technical Report UCB/EECS-2006-183, 2006.
3. Culler David E, Singh Jaswinder Pal, Gupta Anoop. Parallel Computer Architecture: A Hardware/Software Approach. San Fransisco, USA: Morgan Kaufmann, 1998.
4. Hu Wei-Wu, Shi Wei-Song, Tang Zhi-Min. A software dsm system based on a new cache coherence protocol. Chinese Journal of Computers, 1999, 20(5): 467-474(in Chinese).
5. Iftode Liviu, Singh Jaswinder Pal, Li Kai. Scope consistency: A bridge between release consistency and entry consistency//Proceedings of the 8th Annual ACM Symposium on Parallel Algorithms and Architectures. Padua, Italy, 1996: 277-287.
6. Karp A H, Sarkar Vivek. Data merging for shared-memory multiprocessors//Proceeding of the 26th Hawaii International Conference on System Sciences. Hawaii, USA, 1993: 244-256.
7. Lenoski Daniel, Laudon James, Joe Truman et al. The dash prototype: Implementation and performance//Proceedings of the 19th International Symposium on Computer Architecture. Queensland, Australia, 1992: 92-103.
8. Lamport Leslie. How to make a multiprocessor computer that correctly executes multiprocess program. IEEE Transactions on Computers, 1979, 28(9): 690-691.
9. Adve Sarita V, Hill Mark D. Weak ordering-A new definition//Proceedings of the 17th International Symposium on Computer Architecture. Seattle, USA, 1990: 2-14.
10. Gharachorloo Kourosh, Lenoski Daniel et al. Memory consistency and event ordering in scalable shared-memory multi-processors//Proceedings of the 17th International Symposium on Computer Architecture. Seattle, USA, 1990: 15-26.
11. del Cuvillo Juan, Zhu Wei-Rong et al. Toward a software infrastructure for the cyclops-64 cellular architecture//Proceedings of the 20th International Symposium on High-Per-formance Computing in an Advanced Collaborative Environment. St. John's, Canada, 2006: 9-20.
12. Gschwind Michael, Hofstee H Peter et al. Synergistic processing in cell's multicore architecture. IEEE Micro, 2006, 26(2): 10-24.
13. Taylor Michael Bedford, Lee Walter et al. Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams//Proceedings of the 31st International Symposium on Computer Architecture. München, Germany, 2004: 2-13.
14. Wentzlaff David, Griffin Patrick et al. On-chip interconnection architecture of the tile processor. IEEE Micro, 2007, 27(5): 15-31.
15. Kagi Alain, Burger Doug, Goodman James R. Efficient synchronization: Let them eat qolb//Proceedings of the 24th International Symposium on Computer Architecture. Denver, USA, 1997: 170-180.
16. Woo Steven Cameron, Ohara Moriyoshi, Torrie Evan. The splash-2 programs: Characterization and methodological considerations//Proceedings of the 22nd International Symposium on Computer architecture. S. Margherita Ligure, Italy, 1995: 24-36.
17. Fu Yan, Yang Qiang, Sun Rui-Xiang, Li De-Quan et al. Exploiting the kernel trick to correlate fragment ions for peptide identification via tandem mass spectrometry. Bioinformatics, 2004, 20(12): 1948-1954.
18. Altschul S, Madden T, Schaffer A et al. Gapped blast and psi-blast: A new generation of protein database search programs. Nucleic Acids Research, 1997, 25(17): 3389-3402.
19. Gao Guang R, Sarkar Vivek. Location consistency-A new memory model and cache consistency protocol. IEEE Transactions on Computers, 2000, 49(8): 798-813.
20. Shen Xiao-Wei, Arvind, Rudolph Larry et al. Commit-reconcile and fences (crf): A new memory model for architects and compiler writers//Proceedings of the 26th International Symposium on Computer Architecture. Atlanta, USA, 1999: 150-161.
21. Jouppi Norman P. Cache write policies and performance//Proceedings of the 20th International Symposium on Computer architecture. San Diego, USA, 1993: 191-201.