Dependability computations for fault-tolerant system based on FPGA

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2005, Pages

  Dobiáš, Radek ^a   Kubalík, Pavel ^a   Kubátová, Hana ^a  

^a CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

DEPENDABILITY MODELS; FAULT-TOLERANT;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 56749106428     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2005.4633533     Document Type: Conference Paper

References (10)

1. QuickLogic Corporation.: Single Event Upsets in FPGAs, 2003, www.quicklogic.com
2. Bellato, M., Bernardi, P., Bortalato, D., Candelaro, A., Ceschia, M., Paccagnella, A., Rebaudego, M., Sonza Reorda, M., Violante, M., Zambolin, P.: "Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA." Design Automation Event for Electronic System in Europe 2004, pp. 584-589.
3. Normand, E.: "Single Event Upset at Ground Level," IEEE Transactions on Nuclear Science, vol. 43, 1996, pp. 2742-2750.
4. Kubalík, P., Kubátová, H.: "Minimization of the Hamming Code Generator in Self Checking Circuits", Proceedings of the International Workshop on Discrete-Event System Design - DESDes'04. Zielona Gora: University of Zielona Gora, 2004, s. 161-166.
5. Kafka L., Kubalík P., Kubátová H., Novák O.: "Fault Classification for Self-checking Circuits Implemented in FPGA.", Proceedings of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop. Sopron University of Western Hungary, 2005, s. 228-231.
6. Drineas, P., Makris, Y.: "Concurrent Fault Detection in Random Combinational Logic.", Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED), 2003, pp. 425-430.
7. Mitra, S., McCluskey E. J.: "Which Concurrent Error Detection Scheme To Choose?" Proc. International Test Conf. 2000, pp. 985-994.
8. Mohanram, K., Sogomonyan, E. S., Gössel, M., Touba, N. A.: "Synthesis of Low-Cost Parity-Based Partially Self-Cheking Circuits", Proceeding of the 9th IEEE International On-Line Testing Symposium 2003, pp. 35.
9. Kubalik, P., Kubatova, H.: "High Reliable FPGA Based System Design Methodology." Work in Progress Session of 30th EUROMICRO and DSD 2004, Universitat Linz 2004 pp. 30-31.
10. Pradhan, D. K., Fault-Tolerant Computer System Design, Prentice-Hall, Inc., New Jersey, 1996.